Gov't IP hearings to cover chip, software patents
Gov't IP hearings to cover chip, software patents
By George Leopold, EE Times
February 22, 2002 (5:54 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020221S0066
WASHINGTON Government regulators will hold four days of public hearings next week at the University of California, Berkeley, on a range of intellectual-property (IP) issues, including hardware, software and semiconductor patents.
The hearings, sponsored by the Federal Trade Commission and the Justice Department's antitrust division, are part of an effort to reexamine the growing tensions between intellectual-property rights and competitive technology markets. They will begin Monday (Feb. 25).
A key impetus for the hearings, U.S. officials said, is the proliferation of patent filings and awards over the last decade. Many observers worry that patent proliferation is stifling competition in electronics, biotechnology and other economically critical industries.
A Feb. 27 hearing will cover software patents and the Internet. Along with a handful of patent experts from academia and law firms, the panel includes industry execut ives from Borland Software Corp., Amazon.com and Divx Networks Inc.
A Feb. 28 panel on hardware and semiconductor patents includes executives from Cisco Systems, Hewlett-Packard, Intel, Micron Technology and Texas Instruments.
The IP hearings have prompted industry concerns that the government may be preparing to rewrite its guidelines on intellectual property. In the past, the Justice Department has issued favorable opinions on licensing issues like patent pooling.
Government officials said the concerns were unfounded. "There is no hidden agenda to these hearings," said Federal Trade Commission chief Timothy Muris.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- Preferred Networks Inc. adopts Siemens' PowerPro software for next-generation AI chip design
- Arasan Announces immediate availability of its Total IP for Embedded USB2 (eUSB2) with Controller and PHY
- Arasan Announces the industries first MIPI SWI3S Manager IP and Peripheral Controller IP
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms