Gov't IP hearings to cover chip, software patents
Gov't IP hearings to cover chip, software patents
By George Leopold, EE Times
February 22, 2002 (5:54 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020221S0066
WASHINGTON Government regulators will hold four days of public hearings next week at the University of California, Berkeley, on a range of intellectual-property (IP) issues, including hardware, software and semiconductor patents.
The hearings, sponsored by the Federal Trade Commission and the Justice Department's antitrust division, are part of an effort to reexamine the growing tensions between intellectual-property rights and competitive technology markets. They will begin Monday (Feb. 25).
A key impetus for the hearings, U.S. officials said, is the proliferation of patent filings and awards over the last decade. Many observers worry that patent proliferation is stifling competition in electronics, biotechnology and other economically critical industries.
A Feb. 27 hearing will cover software patents and the Internet. Along with a handful of patent experts from academia and law firms, the panel includes industry execut ives from Borland Software Corp., Amazon.com and Divx Networks Inc.
A Feb. 28 panel on hardware and semiconductor patents includes executives from Cisco Systems, Hewlett-Packard, Intel, Micron Technology and Texas Instruments.
The IP hearings have prompted industry concerns that the government may be preparing to rewrite its guidelines on intellectual property. In the past, the Justice Department has issued favorable opinions on licensing issues like patent pooling.
Government officials said the concerns were unfounded. "There is no hidden agenda to these hearings," said Federal Trade Commission chief Timothy Muris.
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related News
- Axelera® AI Adds Kudelski Labs’ Security IP to Europa® Chip to Enable Secure, High-Performance Edge AI
- Preferred Networks Inc. adopts Siemens' PowerPro software for next-generation AI chip design
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- Kerala Positions Design and IP at Core of Chip Strategy
Latest News
- SEMIFIVE Pulls Ahead in AI ASIC Market, Expanding Lead with Successive NPU Project Wins
- M31 Reports Record NT$1.78 Billion Revenue in 2025 as Advanced Node Royalties Begin to Emerge
- Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results
- Klepsydra Technologies and BrainChip Announce Strategic Partnership to Deliver Heterogeneous AI Runtime for Akida™ Neuromorphic Processors
- Alchip Reports ASIC-Leading 2nm Developments