Get2Chip Joins Virtual Silicon's EDA Ambassador Program
Get2Chip Joins Virtual Silicon's EDA Ambassador Program
SAN JOSE, Calif.--(BUSINESS WIRE)--July 24, 2001--Get2Chip Inc., the electronic design automation (EDA) supplier of system-on-chip (SOC) synthesis, today became a member of the EDA Ambassador Program sponsored by Virtual Silicon Technology, Inc. The move was designed to enable integration between Virtual Silicon's broad line of SoC IP and Get2Chip's VOLARE(TM) SOC synthesis design flow.
Current design implementation methodologies that target the electronic system level (ESL) ignore the physical world until late in the design cycle. Get2Chip's VOLARE considers physical implementation issues during the creation of a new architecture, while Virtual Silicon provides intellectual property (IP) components.
``Virtual Silicon provides IP components for complex SOC designs and readily supports the efforts of innovative tool providers,'' stated Taylor Scanlon, president and CEO of Virtual Silicon. ``We are pleased to partner with Get2Chip and their customers in simplifying the difficult task of SOC design through higher levels of abstraction.''
``Today's designers must consider physical effects early in the design process for best results on critical timing and die size,'' adds Bernd U. Braune, Get2Chip's president and CEO. ``Working with Virtual Silicon to connect to our SOC synthesis will make designing chips more practical and tape outs more predictable.''
About Get2Chip
Get2Chip, Inc., was launched in early 2000 by semiconductor veterans and chip design tool experts from LSI Logic, VLSI Technology, Synopsys (Nasdaq: SNPS) and Mentor Graphics Corporation (Nasdaq: MENT - ). Its breakthrough front-end tool suite, VOLARE(TM), provides fully integrated, multi-level synthesis that offers the flexibility to do chip design at the architectural, register transfer (RTL) or gate level. VOLARE has been developed for complex SOC designs in ultra-deep submicron silicon technology, targeted toward networking and telecommunications, wireless communications and multimedia applications. Its TOPOMO(TM)integrates and automates block partitioning, block placement, global routing and synthesis into one front-end integrated circuit (IC) design tool. Get2Chip is privately held and has development centers in San Jose, Calif., and Munich, Germany. Corporate headquarters: 2107 North First Street, Suite 350, San Jose, Calif. 95131. Telephone: (408) 501-9600. Facsimile: (408) 501-9610. Email: info@get2chip.com. Web Site: http://www.get2chip.com.
Get2Chip and VOLARE are trademarks of Get2Chip. Get2Chip and Virtual Silicon acknowledge trademarks or registered trademarks of other organizations for their respective products and services.
Contact:
Nanette Collins
Public Relations for Get2Chip
(617) 437-1822
nanette@nvc.com
or
Jim Lochmiller
Public Relations for Get2Chip
(541) 552-0616
lochpr@yahoo.com
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related News
- Metrics Announces an EDA as a Service Partnership Program with Semiconductor Intellectual Property Vendors
- Thalia's IP reuse platform joins Cadence Connections EDA Program
- Siemens joins Intel Foundry Services' EDA Alliance program
- Lorentz Solution Joins Intel Foundry Services (IFS) Accelerator EDA Alliance Program to Enable Peakview EM Platform and Accelerate IC and 3DIC Designs
Latest News
- SEMIFIVE Pulls Ahead in AI ASIC Market, Expanding Lead with Successive NPU Project Wins
- M31 Reports Record NT$1.78 Billion Revenue in 2025 as Advanced Node Royalties Begin to Emerge
- Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results
- Klepsydra Technologies and BrainChip Announce Strategic Partnership to Deliver Heterogeneous AI Runtime for Akida™ Neuromorphic Processors
- Alchip Reports ASIC-Leading 2nm Developments