Gen-Z Seeks to Share Memory, Lower Latencies
By Gary Hilson, EETimes (July 30, 2020)
Not to be confused with the demographic cohort that succeeds millennials, Gen-Z is a memory-semantic fabric architecture that’s at a point where it must better define how it fits within the greater scheme of specifications and standards, including the somewhat mature NVM Express and the emerging Compute Express Link (CXL) protocol that’s gaining traction in data centers.
Gen-Z uses memory-semantic communications to move data between memories on different components with minimal overhead, not only interconnecting memory devices, but also processors and accelerators, the latter of which are becoming increasingly popular for specific use cases — storage and artificial intelligence, for example — while taking pressure of the CPU. Ultimately, Gen-Z is about more flexibility and responsiveness when it comes to resource provisioning and sharing, allowing systems to be reconfigured as the demands of applications for different resources change.
To read the full article, click here
Related Semiconductor IP
- GENZ VIP
- Gen-Z Switch IP Core
- Gen-Z Physical Layer for PCIe IP Core
- Gen-Z Physical Layer for 802.3 IP Core
- Gen-Z Responder IP Core
Related News
- RAAAM Memory Technologies announces $17.5M Series A investment led by NXP Semiconductors to bring its innovative on-chip memory solution to mass production
- NanoIC adds advanced SRAM memory macros to its N2 pathfinding PDK
- SoftBank Corp. Subsidiary SAIMEMORY and Intel Collaborate to Commercialize Next-generation Memory Technology
- Google’s High-Speed Interconnect Architecture to Push 800G+ Optical Transceiver Share Past 60% by 2026, Says TrendForce
Latest News
- A new CEO, a cleared deck: Is Imagination finally ready for a deal?
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance
- Arteris Network-on-Chip Technology Achieves Deployment Milestone of 4 Billion Chips and Chiplets