Gaisler Research develops LEON instruction simulator with real time performance
– Gaisler Research has been awarded an important development contract with the amount of 250000 Euro by ESA for a LEON instruction simulator with real time performance. The new simulator will be based on the existing TSIM Simulator but use hardware to accelerate the performance.
"Our present simulator (TSIM) gives about 25 MIPS, the new hardware accelerated TSIM will enable simulation performance in excess of 100 MIPS. This performance will give our customers possibilities to simulate complex space systems in real time," said Jiri Gaisler, CTO & founder of Gaisler Research.
About TSIM
TSIM is a cycle true instruction-level simulator capable of emulating LEON-based computer systems. TSIM provides several unique features such as loadable modules, instruction trace buffer, stack back-trace, profiling, breakpoints, watch-points check-pointing and code coverage.
About Gaisler Research AB
Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs. Please visit www.gaisler.com for more information.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Cobham Releases New Instruction Simulator for Radiation Hardened Processors
- Gaisler Research AB and Gleichmann & Co. Electronics GmbH signs agreement covering the use, marketing and sales of the LEON processor
- Gaisler Research announces VxWorks 6.3 support for the LEON processor
- Gaisler Research Announces ThreadX RTOS Support for the LEON processor
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions