Freescale exec says central design pays dividends
Dylan McGrath
EE Times
(10/21/2005 7:58 PM EDT)
SAN FRANCISCO — Changes in Freescale Semiconductor Inc.'s approach to chip design, including standardizing on methodologies and appointing a renowned design manager, are contributing to improvements in the company's bottom line, according to Sumit Sadana, senior vice president of strategy and business development.
Sadana told EE Times Friday (Oct. 20) that, since joining Freescale in December 2004, he has implemented several changes to centralize design activity within the company in support of Freescale's overall goal of reducing cost structure and improving efficiency.
In addition, Sadana credited the addition of Chekib Akrout, the former IBM vice president who headed the design effort on the Cell processor, with adding experience, leadership and star power to Freescale's design efforts. Akrout quietly joined Freescale several months ago as vice president of design systems.
EE Times
(10/21/2005 7:58 PM EDT)
SAN FRANCISCO — Changes in Freescale Semiconductor Inc.'s approach to chip design, including standardizing on methodologies and appointing a renowned design manager, are contributing to improvements in the company's bottom line, according to Sumit Sadana, senior vice president of strategy and business development.
Sadana told EE Times Friday (Oct. 20) that, since joining Freescale in December 2004, he has implemented several changes to centralize design activity within the company in support of Freescale's overall goal of reducing cost structure and improving efficiency.
In addition, Sadana credited the addition of Chekib Akrout, the former IBM vice president who headed the design effort on the Cell processor, with adding experience, leadership and star power to Freescale's design efforts. Akrout quietly joined Freescale several months ago as vice president of design systems.
To read the full article, click here
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- AMD names Motorola exec as its first VP of intellectual property
- Philips exec finds IP unusable, but necessary
- ARM exec slotted as next VSIA president
- BOPS Appoints Former ARM Exec., Carl Schlachte, as CEO
Latest News
- Rebellions Collaborates with SK Telecom and Arm Targeting Sovereign AI and Telecom Infrastructure
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- Siemens accelerates AI chip verification to trillion‑cycle scale with NVIDIA technology
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion