Verayo Secures FPGAs with Silicon Signatures
-- Verayo, a security and authentication solutions provider, today announced the availability of its new Soft PUF technology for FPGAs and FPGA-based systems. Soft PUF extracts chip-unique signatures to authenticate the FPGA silicon, the underlying board or system. These chip-unique signatures are also used as dynamic, unique and volatile secret keys to enable new security applications not previously possible on the FPGA platform.
PUF, a kind of “silicon biometrics” technology, extracts unique signatures of a silicon chip for authentication and security applications. The Soft PUFs are PUFs implemented in existing off-the-shelf FPGA devices to extract the unique signatures of the FPGA silicon. Soft PUFs do not require any modifications to the FPGA silicon or design tools.
The chip-unique signatures extracted by Soft PUFs enable a strong protection against counterfeiting and over-building of FPGAs and/or FPGA-based systems. The same chip-unique signatures are also used as dynamically-generated, unique and volatile cryptographic keys to provision secure applications, or to control access to features and functions tied to the individual FPGA silicon. This enables Soft PUFs to elevate security, flexibility and reduce the cost of product development, which are particularly useful where market pressures or production volumes do not justify spinning an ASIC.
“Verayo is taking the trust and security of the FPGA platform to a new high,” said Anant Agrawal, CEO of Verayo. “With the release of our RFID product last September, we have already demonstrated how PUFs provide a cost-effective way to elevate the security and trust in SOCs. Now, for the first time, PUFs have been programmed into existing FPGA devices to make the FPGAs a more secure, flexible and cost-effective platform for product development.”
Verayo is introducing the application of its PUF technology for FPGAs at the FPGA Summit in San Jose this week. Verayo’s Senior Design Engineer, Mandel Yu, will deliver his presentation “Exploiting Uniqueness of FPGA Silicon for Security Applications” on December 11.
About Verayo
Verayo was founded in Silicon Valley in 2005. The company is focused on building security and authentication solutions based on Silicon Physical Unclonable Functions (PUF) technology, which was invented and first implemented at MIT by Prof. Srini Devadas and his team. Since its founding, the Verayo team has designed, built, and tested ICs using PUFs and built-up a growing body of additional IP and substantive know-how beyond the initial IP that Verayo licensed exclusively from MIT. Verayo is funded by Khosla Ventures and has assembled an experienced Advisory Board drawn from the semiconductor and security industries. In addition to developing commercial products, the company is working on projects for various U.S. Defense Agencies.
Related Semiconductor IP
- TSN Ethernet Endpoint Controller 10Gbps
- 13ns High-Speed Comparator with no Hysteresis
- Frequency Divider
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
Related News
- DAFCA Partners With Stanford Professor Dr. Per Enge on Signature Technology for Hardware Security and Microelectronic Cyber Security
- Aldec Introduces End-to-end HW/SW Co-verification for Xilinx Zynq SoC FPGAs at Embedded World 2017
- Everspin Expands MRAM Ecosystem with Xilinx FPGAs
- Intilop's 10G Full TCP Accelerators with Network Security Features IP Core for Altera/Intel FPGAs qualified by major University and Government clients
Latest News
- Accellera Approves Clock and Reset Domain Crossing (CDC/RDC) Standard 1.0 for Release
- Jmem Tek Joins the Intel Foundry Accelerator Ecosystem Alliance Program, Enabling JPUF and Post-Quantum Security Designs
- Credo Acquires CoMira Solutions
- Nvidia Sells Arm Shares, Signals Realignment of AI Portfolio
- Innatera Selects Synopsys Simulation to Scale Brain-Inspired Processors for Edge Devices