UMC and Mentor Graphics Introduce Foundry Design Kits (FDK) for Mixed-Mode and RF Technologies
FDKs now available for customer download at MyUMC online
HSINCHU, Taiwan and WILLSONVILLE, Ore. â May 13, 2008 â UMC, a leading global semiconductor foundry, and Mentor Graphics Corporation today announced they have partnered to offer a new series of analog/mixed-signal and RF foundry design kits (FDKs). The FDKs, containing comprehensive and validated building blocks at the transistor device level, help IC designers to jump-start design cycles on UMCâs 0.13um and 90nm MM/RF process nodes. Featuring Mentorâs analog/mixed-signal IC flow, the FDKâs are poised to reduce time-to-market and optimize manufacturing success for analog, mixed mode and RF system-on-chip (SoC) ICs.
âMentorâs FDKs for UMCâs advanced MM/RF process provide our customers with key technology to help them achieve first silicon success,â said Lee Chung, vice president of global marketing at UMC. âSince the FDKs are validated within Mentorâs complete mixed-signal SoC design flow, customers can gain competitive time-to-manufacturing advantages with the assurances of a proven, turn-key methodology and a proven path to silicon.â
The comprehensive FDKs include UMC Eldo simulation models, Calibre DRC, LVS and extraction technology files, schematic symbols and programmable device generators for supporting schematic driven layout and simulation, along with a set of configuration files for customization.
âWe are pleased to partner with UMC to offer this comprehensive set of FDKs,â noted Jue-Hsien Chern, vice president of DSM at Mentor Graphics. âThe combination of UMCâs production-proven, mixed-signal and RF processes and Mentorâs world-class, optimized mixed-signal design flow will enable our mutual customers to have optimal control and predictability over their SoC design and manufacturing.â
UMC's mainstream 0.13um process employs up to 8 layers of copper interconnects to enable a gate density of 220K gates/mm2. UMCâs 90nm process has been in customer production since March of 2003, making UMC the first dedicated foundry company to announce the delivery of working customer ICs built on this technology node. UMC and Mentor Graphics will continue to extend FDK offerings to 65nm and beyond by leveraging Mentorâs IC flow, which contains a unified design platform with a centralized design cockpit that allows seamless navigation throughout the entire analog mixed-signal IC design flow, from schematic capture, simulation and floor planning, to physical layout and final verification.
About UMC
UMC (NYSE: UMC, TSE: 2303) is a leading global semiconductor foundry that manufactures advanced system-on-chip (SoC) designs for applications spanning every major sector of the IC industry. UMCâs SoC Solution Foundry strategy is based on the strength of the companyâs advanced technologies, which include production proven 90nm, 65nm, mixed signal/RFCMOS, and a wide range of specialty technologies. Production is supported through 10 wafer manufacturing facilities that include two advanced 300mm fabs; Fab 12A in Taiwan and Singapore-based Fab 12i are both in volume production for a variety of customer products. The company employs approximately 13,000 people worldwide and has offices in Taiwan, Japan, Singapore, Europe, and the United States. UMC can be found on the web at http://www.umc.com.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the worldâs most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $875 million and employs approximately 4,350 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Thalia enhances AMALIA Platform with new AI models to revolutionize analog, RF and mixed-signal IC design migration
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- Keysight and Synopsys Deliver an AI-Powered RF Design Migration Flow for Transition from TSMC’s N6RF+ to N4P Process Node
- austriamicrosystems launches new 0.35um Mixed Signal Design Kits for Foundry Customers
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development