Start-up OptNgn Offers a Floating Point VHDL Library as Open Source
Parameterized Mathematical Operators are Optimized for FPGA Designs
Portland, Oregon -- April 16, 2008 -- OptNgn today announced that it is offering a floating point VHDL library under the GPLv3 Open Source License. FPGA designers can now save months of coding and debug time by using these floating point libraries instead of creating the VHDL from scratch.
The parameterized floating point operators being introduced are in three groups: Arithmetic, Transcendental and Trigonometric, shown below:
Type | Function | Implementation |
Arithmetic | Adder Multiplier Division Square Root | Pipelined, Combinational |
Transcendental | Exponential Logarithmic | Pipelined, Combinational |
Trigonometric | Sine Cosine | Combinational |
Also included with the VHDL source code are test-benches, ModelSim command files and Xilinx synthesis scripts to aid in verification and integration to an FPGA project. Users can expect these operators to run at 200MHz when using the Xilinx Virtex-5 series. To download the latest version of the floating point library visit Source Forge at: http://libhdlfltp.sourceforge.net
This library is a sanctioned modification and enhancement of the respected and vetted FPLibrary developed by the Arénaire project, at ENS Lyon.
âI see tremendous synergy between the OptNgn libraries and our C-to-FPGA compiler,â said David Pellerin, CTO of Impulse Accelerated Technologies. âThe combination of hardware compiler and optimized libraries enables hardware accelerated embedded systems for image processing, DSP and general purpose FPGA acceleration.â
âCo-processor accelerators enable HPC companies and FPGA designers to deliver the next breakthrough in computing. Weâre making that happen now,â said Alan Coppola, PhD, president of OptNgn.
User Feedback
âFPGAs are powerful chips for performing floating-point algorithms and this library makes that implementation easy. Due to this combination, the OptNgn floating-point library is a transformational technology for the high-performance computing industry. From first-hand experience, this is a clean, well-architected, efficient, and useful library for all HDL designers,â states Spanta Ashjaee, President of Valley Digital Technologies.
About Alan Coppola, PhD
Alan founded the company in 2006 and serves as president. He has more than 20 years of senior-level corporate experience at Cypress Semiconductor, Mentor Graphics, and Intel where he successfully developed and launched a number of EDA platforms and products used by design engineers around the world, including the first VHDL programmable logic platform. He has worked extensively in creating language-based software systems for hardware design, using the latest large-scale optimization research knowledge for all aspects of that tool chain. He has advanced research-level knowledge of the mathematics, algorithms, electrical engineering and computer science needed to accelerate applications in many areas. Alan holds a B.S. from the University of Connecticut, and M.A and Ph.D. degrees from SUNY at Binghamton, all in mathematics. He holds two patents, has published numerous technical papers, and has taught computer engineering, computer science, and mathematics courses at the graduate level. He has led a number of university technology transfer efforts involving programmable logic software.
About OptNgn Software, LLC
OptNgn supplies FPGA acceleration libraries and services to FPGA designers and HPC companies allowing them to greatly speed up their applications. Visit the company online at www.optngn.com .
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related News
- Floating point unit added to Coldfire with enhanced core
- Infineon Adds to its Core Processor Design Portfolio; Announces Floating Point Unit for TriCore Unified Processor Architecture
- Advanced Architectures' Floating Point Accelerator Selected for XML Parallel Processing Architecture
- A license agreement has been signed between Gaisler Research and EADS Astrium GmbH for the use of the Gaisler Research Floating Point Unit
Latest News
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- Intel Financial Risks, Layoffs, Foundry Ambitions
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- China Takes the Lead in RF Front-End Patent Activity: RadRock and Others Surge Behind Murata
- Arteris Wins Two Gold and One Silver Stevie® Awards in the 2025 American Business Awards®