Fintronic Announces Verilog Separate Compilation For FinSim Simulator
Foster City, Calif.--(BUSINESS WIRE)--April 4, 2002-- Fintronic USA, Inc., a leading provider of high-performance Verilog simulators announced the release of the Separate Compilation feature for its family of FinSim Verilog simulators.
This new feature of FinSim allows Intelectual Property (IP) providers to describe IPs in Verilog and to deliver them in separately compiled object format.
Dr. Alec Stanculescu, CEO and President of Fintronic USA, stated "Our support for separate compilation saves the compile time needed to recompile the IP core, without affecting the runtime simulation speed. More importantly, it increases the security of the IP delivery since it is not dependent on an encryption algorithm which can be disclosed on the internet, as some people experienced."
An IP compiled separately on FinSim is usable only on a FinSim simulator. Fintronic extends to IP providers free of charge two-months licenses for use at the site of their potential customers. To facilitate the long term evaluation of separately compiled IPs, customers of the IP provider are entitled to 50% discount for their first license of Super FinSim.
Dr. Graham Hellestrand, CEO of VaST Systems Technology Corp, leading provider of System Level platforms and tools for pre- and post-silicon embedded systems engineering stated: "I am very pleased that Fintronic USA has introduced this highly efficient and secure capability into the Super FinSim Verilog simulator. VaST Systems Technology Corp and its customers will now routinely incorporate separately compiled modules as components of Virtual Architecture Platforms, used with both its CoMET Systems Engineering and METeor Real-Time Embedded Software Development environments".
ABOUT SUPER FINSIM
Super FinSim is a high performance, robust Verilog simulator, compatible with all the main players in the Verilog market.
Super FinSim's low memory requirement, proprietary swapping mechanism, compact results format, make it ideal for use in large simulation farms.
ABOUT FINTRONIC USA
Fintronic USA, Inc. ( www.fintronic.com) is a technology leader in high-performance Verilog Simulation. The company is committed to develop and deliver high performance simulators that enable our customers to verify efficiently the functional and timing correctness of their most complex electronic system designs.
Fintronic USA has distributors in North America, Europe, India, China, Japan, and South Korea as well as direct sales operations in North America. The corporate headquarters is located at 1119 Chess Drive, Foster City, Calif. 94404, (650) 349-0108. For more information on Fintronic and its products, visit www.fintronic.com.
Note to Editors: FinSim is a registered trademark of Fintronic USA. All other brand or product names may be trademarks or registered trademarks of their respective companies and should be treated as such.
Contact: Dr. Alec Stanculescu, (650) 349-0108 ext. 105 Email: techsupport@fintronic.com
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Fintronic's SuperFinSim Verilog Simulator accelerated through tight integration with Novas Debussy Debug System
- Synopsys VCS Verilog Simulator Incorporates Breakthrough Verification Capabilities
- Provis builds Verilog simulator with off-the-shelf parts
- Synopsys' VCS Verilog Simulator Delivers Accurate Gate-level ASIC Simulation to Oki Semiconductor Customers
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale