Faraday Unveils the Industry's Smallest USB 2.0 OTG PHY IP
Hsinchu, Taiwan, Aug. 15, 2018 -- Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, today announced the availability of the industry’s smallest USB 2.0 OTG PHY on UMC 40nm. The silicon-proven solution is targeted at consumer applications, such as MFP, DSC, USB portable devices, IoT, wearables, and MCU’s.
Faraday, a leading USB IP provider, continues to invest in this key IP family, delivering optimized solutions that often exceed customer’s requirements. The newly launched USB IP, the smallest in its class, comes with both I²C and APB interfaces for register setting, which can facilitate IP controllability after being integrated into a SoC design; it also reduces the testing cost for mass-production by supporting loopback test mode on the differential IOs.
“Faraday’s USB 2.0 OTG PHY is a cost-effective, feature-rich solution with industry leading silicon area. In addition, Faraday provides a PHY daughter board for system-level FPGA development and verification; the subsystem of PHY and controller is also offered to reduce the engineering effort required for system integration,” said Flash Lin, Chief Operating Officer of Faraday. “This USB 2.0 IP with the same tiny architecture is currently in validation phase on UMC 28nm process nodes and will be available later this year.”
About Faraday Technology Corporation
Faraday Technology Corporation (TWSE: 3035) is a leading ASIC design service and IP provider, certified to ISO 9001 and ISO 26262. The broad silicon IP portfolio includes I/O, Cell Library, Memory Compiler, ARM-compliant CPUs, DDR2/3/4, low-power DDR1/2/3, MIPI, V-by-One, USB 2.0/3.1 Gen 1, 10/100/1000 Ethernet, Serial ATA, PCI Express, and programmable SerDes, etc. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan, Europe, and China. For more information, please visit:www.faraday-tech.com
Related Semiconductor IP
- USB 2.0 OTG PHY IP, UMC 55nm eFlash process
- USB 2.0 OTG PHY IP, UMC 40nm LP process
- USB 2.0 OTG PHY IP, UMC 0.25um process
- USB 2.0 OTG PHY IP, UMC 0.18um G2 process
- USB 2.0 OTG PHY IP, UMC 0.13um HS/FSG process
Related News
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP cores with Superfast speed and High-power efficiency for lag-less data processing is Silicon Proven and available in 8nm LPP for licensing
- GOWIN Semiconductor USB 2.0 PHY Interface and Device Controller IPs Achieve USB-IF Certification
- Arasan refreshes its Total USB IP Solution with its next generation of USB 2.0 PHY IP
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers