European Union Seeks Chip Sovereignty Using RISC-V
By Pablo Valerio, EETimes (March 1, 2024)
The European Union invests heavily in initiatives to achieve chip independence using the RISC-V open-source architecture. This effort is led by the Barcelona Supercomputing Center, which has been a pioneer in the development of RISC-V technology.
European Union leaders recently opened several initiatives to promote the development of RISC-V-based chips—in response to anxiety over member countries’ reliance on foreign companies for semiconductors. The recent global chip shortage, which has disrupted supply chains and highlighted the importance of chip sovereignty, exacerbated that concern.
RISC-V is an open-source instruction set architecture that no one company owns. This makes it an attractive option for the E.U., allowing for greater flexibility and security.
The Barcelona Supercomputing Center (BSC), one of the leading research centers in Europe, is playing a pivotal role in the development of RISC-V-based chips.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- The OpenHW Foundation unveils the first industry-ready RISC-V ecosystem to advance European digital sovereignty
- Barcelona Zettascale Lab advances European technological sovereignty as Cinco Ranch TC1 chip passes validation
- Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
- Q.ANT and IMS CHIPS Launch Production of High-Performance AI Chips, Establish Blueprint for Strengthening Chip Sovereignty
Latest News
- GlobalFoundries Announces Availability of AutoPro150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- Axiomise Launches nocProve for NoC Verification
- CAST Debuts TSN-EP-10G IP for High-Performance, Time-Sensitive Networking Ethernet Designs
- Synopsys Introduces Software-Defined Hardware-Assisted Verification to Enable AI Proliferation
- AimFuture and ITM Semiconductor to Develop AI-Integrated Technology for Robotics and Mobility