European Union Seeks Chip Sovereignty Using RISC-V
By Pablo Valerio, EETimes (March 1, 2024)
The European Union invests heavily in initiatives to achieve chip independence using the RISC-V open-source architecture. This effort is led by the Barcelona Supercomputing Center, which has been a pioneer in the development of RISC-V technology.
European Union leaders recently opened several initiatives to promote the development of RISC-V-based chips—in response to anxiety over member countries’ reliance on foreign companies for semiconductors. The recent global chip shortage, which has disrupted supply chains and highlighted the importance of chip sovereignty, exacerbated that concern.
RISC-V is an open-source instruction set architecture that no one company owns. This makes it an attractive option for the E.U., allowing for greater flexibility and security.
The Barcelona Supercomputing Center (BSC), one of the leading research centers in Europe, is playing a pivotal role in the development of RISC-V-based chips.
To read the full article, click here
Related Semiconductor IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
Related News
- GDA Technologies Partners With BlackForest EDA; Partnership aims to grow IP and EDS business in European Union
- Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- InCore Unveils Six-Core RISC-V Test Chip To Accelerate Design Adoption
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions