Codasip Awarded European Union Horizon 2020 Funding for Developing New RISC-V Processors
Munich, Germany – March 18, 2020 – Codasip GmbH, the leading supplier of configurable RISC-V® embedded processor IP, announced today that it has received a Horizon 2020 award from the European Union. The award entitled RISC-V Digital Architecture for the Next Generation of Connected Era is aimed at developing processor cores for the rapidly growing market for integrated circuits for Internet of Things (IoT), connected cars, drones, and artificial intelligence.
European Union Horizon 2020 is the biggest Research and Development programme to date aimed at improving the competitiveness and leadership of the European industry & science. Codasip’s award aims at strengthening the European position in low-power microcontrollers, Internet of Things, and computation for emerging smart applications. The award will enable Codasip to accelerate extending its processor product line from lower to medium-complexity embedded applications and more complex ones involving multicore and high-performance computing.
“We are honored to have been chosen for the Horizon 2020 award and recognized as providing a strategic technology in Europe,” stated Karel Masařík, CEO Codasip GmbH. “We look forward to accelerating the development of the most advanced RISC-V cores.”
Codasip is a leading supplier of configurable RISC-V® embedded processor IP. Codasip provides a portfolio of various RISC-V implementations along with a suite of processor-developing tools to allow for rapid core customization. The company will also contribute to working groups on verification platforms and open cores. Codasip has based its processor development on describing instruction sets and microarchitecture in its high-level CodAL language and Codasip Studio product. Studio enables the automatic generation of RTL, software development tools, simulation models, and UVM descriptions from a CodAL description of the core.
RISC-V is an open, modular, extensible instruction set architecture (ISA) that can be applied to a wide range of applications, from simple embedded applications such as tags to high-performance computing. Codasip was a founding member of the RISC-V Foundation and launched its first RISC-V processor core in 2015.
This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 881172.
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
- Codasip selected to design a high-end RISC-V processor for the EU-funded DARE project
- GDA Technologies Partners With BlackForest EDA; Partnership aims to grow IP and EDS business in European Union
- Menta joins PROMISE Consortium under the Horizon 2020 Initiative of the European Commission
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack