eInfochips Launches Physical Design Services - Addresses Entire Chip Design Cycle
SANTA CLARA, Calif., April 6 -- eInfochips announced that it will provide physical design services together with its existing portfolio of front-end design & verification services. The company's service offering now runs the entire gamut of RTL-to-GDSII designs to provide customers with spec to silicon solutions.
The physical design services package covers library quality analysis, logic synthesis, DFT, floor planning, power estimation, silicon virtual proto-typing and cluster based CTS/ optimization to ensure that most critical blocks meet requirements for performance, area and power, and top level integration to smoothly combine the blocks.
The eInfochips team has expertise in layout design using both Magma and Cadence tool chains, and is now poised for onsite/ offshore projects. It has rich experience in designs ranging from Digital Video Processors and Communication Controllers to Interface Controllers and processor based SoC layout. The company is in partnership talks with several foundries for providing ASIC Libraries and back-end services directly to their customers.
"This step was required to become a true, value-added Spec to Silicon Company. We can now address the Physical Design requirements of our customers, who would much rather get the entire service cycle under one roof. Our engineers are all set to work on multi-million gate designs of multiple clock domains on latest technologies such as 0.18/ 0.13u and 90nm. We are geared to provide state of the art design services to the industry," said Bala Mullur, Area Sales Director (East Coast, USA) at eInfochips.
About eInfochips
eInfochips Inc., based in Santa Clara, is a leading provider of ASIC design services, Embedded systems solutions and IP cores. Their capabilities extend from Specification to Silicon, with knowledge spanning ASIC/SoC Design and verification, automated verification methodologies using HVL, eVC development, physical layout & implementation, firmware development, DSP hardware & algorithms and board design. The company's India and US design centers have delivered SoC and Embedded solutions to a variety of customers thus increasing their cost-effectiveness, reducing their time-to-market and growing their market strength. A partial list of customers includes Broadcom, LSI Logic, Cisco, Sun Microsystems, Philips, IDEO, Northrup Grumman. Web site: http://www.einfochips.com/
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- Synopsys Accelerates Chip Design with NVIDIA Grace Blackwell and AI to Speed Electronic Design Automation
- Strategies for Addressing More Complex Custom Chip Design
- EnSilica Agrees a Multimillion Pound Design and Manufacturing Services Contract
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP