eInfochips Expands Expertise to System Validation and Reference Designs
Provides integrated verification and pre & post silicon validation services to customers
SANTA CLARA, CA â February 22, 2006 - eInfochips Inc., a leading silicon and product design services firm, today announced the expansion of its expertise to pre and post silicon validation, system validation and reference design services. Pranav Shah, Vice President Systems Group at eInfochips, will head the new services. The services are targeted to semiconductor and fabless chip companies. eInfochips has executed over 80 complex chip design and verification projects for semiconductor and fabless chip customers across the globe and is well known in the market for its advanced verification methodologies and expertise.
eInfochipsâ new offering comprises of hardware acceleration, FPGA prototyping, hardware-software co-verification, chip and board bring-up, system-level validation with application, and reference design services. The system validation practice enables the company to leverage its functional verification and embedded firmware expertise to accelerate customerâs silicon validation cycle. The services are also instrumental in validating customerâs âproof of conceptâ and ensuring bug-free silicon.
âIncreasing demand of prototyping designs before implementing in silicon, from semiconductor customers led us to launch system validation servicesâ, says Tapan Joshi, vice president of marketing at eInfochips. âThe new practice bridges the companyâs existing silicon and product design practice and enables eInfochips to help customers meet their time to market.â he said.
Pranav Shah brings more than 15 years of experience in all phases of semiconductor design and product development. Pranav previously worked for iPolicy Networks as the vice president of the companyâs Systems Engineering Group, where he was responsible for developing Network Security Systems including dense PCBs and system enclosures. During his ten years' tenure at Intel, Pranav was involved in definition, design and validation of the companyâs PCI docking ASICs and mobile PCI chipsets for its Pentium II and Pentium III processors.
About eInfochips
eInfochips Inc., with offices in Santa Clara, Calif., and Ahmedabad and Pune, India, is a leading provider of cutting edge ASIC design and verification services, embedded systems solutions and IP cores. The companyâs capabilities extend from specification to system, with knowledge on ASIC design & verification, physical design, board design and embedded firmware development. The company's India and US design centers have delivered SoC and embedded solutions to a variety of customers thus increasing their cost-effectiveness, reducing their time-to-market and growing their market strength. A partial list of customers includes Agere Systems, ATI, Broadcom, Cypress Semiconductors, IDT, Inter Digital, Rambus, Texas Instruments. For more information on eInfochips, visit www.einfochips.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- ChipMaestro from eInfochips Extends SoC Design and Verification Expertise to Computer Peripherals and Communications markets
- Atmosic Technologies' New Reference Designs Bring the Power of Photovoltaic-harvested Energy to IoT Manufacturers
- Cadence and UMC Collaborate on 22ULP/ULL Reference Flow Certification for Advanced Consumer, 5G and Automotive Designs
- Imperas updates Free reference model riscvOVPsimPlus with new RISC-V P (SIMD/DSP) extension and Architectural Validation Test Suites
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP