EDA toolset parade at TSMC's U.S. design symposium
By Majeed Ahmad, EDN (April 29, 2024)
The EDA trio—Cadence Design Systems, Siemens EDA, and Synopsys—is working hands in hand with TSMC to facilitate production-ready EDA tools for the mega-fab’s newest and most advanced processes. These EDA outfits showcased their IC design solutions at the TSMC 2024 North America Technology Symposium held in Santa Clara, California, on 24 April 2024.
The EDA tie-ups with TSMC show how toolmakers have established a symbiotic relationship with large fabs to support chip designers on advanced semiconductor manufacturing nodes. Moreover, it demonstrates why design flow migration is critical when chip designs move from one advanced node to the next.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related News
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Credo at TSMC 2024 North America Technology Symposium
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Ausdia Joins TSMC Open Innovation Platform® (OIP) EDA Alliance
Latest News
- Arm Q2 FYE26 revenue surpasses $1 billion for third consecutive quarter
- Perceptia Updates Design Kit for pPLL03 on GlobalFoundries 22FDX Platform
- Ceva Partners with Microchip Technology to Enable AI Acceleration Across Edge Devices and Data Center Infrastructure
- Arteris Announces Financial Results for the Third Quarter and Estimated Fourth Quarter and Updated Full Year 2025 Guidance
- CAST Expands Security IP Line with New Family of Post-Quantum Cryptography Cores