EDA toolset parade at TSMC's U.S. design symposium
By Majeed Ahmad, EDN (April 29, 2024)
The EDA trio—Cadence Design Systems, Siemens EDA, and Synopsys—is working hands in hand with TSMC to facilitate production-ready EDA tools for the mega-fab’s newest and most advanced processes. These EDA outfits showcased their IC design solutions at the TSMC 2024 North America Technology Symposium held in Santa Clara, California, on 24 April 2024.
The EDA tie-ups with TSMC show how toolmakers have established a symbiotic relationship with large fabs to support chip designers on advanced semiconductor manufacturing nodes. Moreover, it demonstrates why design flow migration is critical when chip designs move from one advanced node to the next.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related News
- Credo at TSMC 2024 North America Technology Symposium
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Ausdia Joins TSMC Open Innovation Platform® (OIP) EDA Alliance
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
Latest News
- Imagination Technologies appoints Markus Mosen as Chief Executive Officer
- Barcelona Zettascale Lab advances European technological sovereignty as Cinco Ranch TC1 chip passes validation
- CoreHW Appoints Redtree as Pan-EMEA Sales Representative
- Imec inaugurates NanoIC pilot line, accelerating innovation in sub-2nm systems-on-chip
- Honda and Mythic Announce Joint Development of 100x Energy-Efficient Analog AI Chip for Next-Generation Vehicles