Ausdia Joins TSMC Open Innovation Platform® (OIP) EDA Alliance
SUNNYVALE, Calif.-- October 29, 2024 -- Ausdia, a provider of design constraints verification and management solutions, announced today its participation in the TSMC Open Innovation Platform® (OIP) Electronic Design Automation (EDA) Alliance. As a new member of this prestigious ecosystem, Ausdia will integrate its Timevision™ platform with TSMC’s process technologies, providing enhanced EDA tools that help customers meet the increasing design complexity of today’s semiconductor applications.
The TSMC OIP EDA Alliance encompasses the industry’s leading EDA tool providers, working together to ensure the most optimized design methodologies and flows for TSMC’s advanced nodes. Ausdia’s inclusion in this alliance will allow its innovative constraint management and verification tools to seamlessly support chip designers in developing AI, automotive, high-performance computing (HPC), and other demanding designs with greater accuracy and speed.
"We are excited to join TSMC’s OIP EDA Alliance and extend our Timevision platform to this dynamic ecosystem," said Sam Appleton, CEO of Ausdia. "This collaboration ensures that our mutual customers working on cutting-edge designs can take full advantage of TSMC’s advanced process nodes, while optimizing their timing constraints to improve overall design performance and accelerate time-to-market."
Ausdia’s Timevision platform offers a unique approach to timing constraints development and management, addressing key challenges in AI and large SoC designs, including memory consumption and performance optimization. With this partnership, Ausdia will provide robust constraint solutions to enable semiconductor designs using TSMC’s industry-leading technologies, streamlining the design process and enhancing design quality.
“The addition of Ausdia to the TSMC EDA Alliance will further strengthen our OIP ecosystem and enable our mutual customers to manage complex designs efficiently,” said Dan Kochpatcharin, Head of the Ecosystem and Alliance Management Division at TSMC. “Together with our OIP ecosystem partners, we are pushing the boundaries of semiconductor design and accelerating innovation for the next generation of AI applications.”
About Ausdia
Founded in 2006 and headquartered in Sunnyvale, California, Ausdia delivers standout timing constraint development, verification, and management solutions that complement all implementation and timing signoff flows. The Timevision platform supports designs with over 1 billion cells and thousands of clocks, enabling developers to gain significant productivity and efficiency improvements across the design lifecycle. Ausdia’s customers include leading semiconductor companies worldwide, and the company’s solutions are used extensively in the development of SoCs and ICs for AI, HPC, and automotive. For more information, visit Ausdia’s website.
Related Semiconductor IP
- USB 20Gbps Device Controller
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
Related News
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Agile Analog joins TSMC Open Innovation Platform IP Alliance Program
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
Latest News
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency