EDA tools for FPGAs running out of gas
Mark LaPedus, EE Times
(12/10/2008 6:21 PM EST)
SAN JOSE, Calif. -- The field-programmable gate array (FPGA) market has experienced lackluster and flat growth in recent times. But now, the sector faces a set of new challenges that could threaten the business.
Like most chip makers, FPGA suppliers face the current and steep IC downturn. In one form or another, Actel, Altera, Lattice, Xilinx and others have been impacted by the downturn.
Simon Bloch, vice president and general manager of the Design and Synthesis Division for Mentor Graphics Corp., also said the FPGA business faces four other major challenges: growing design complexity; lower power methodologies; a shortage of IC designers; and the fact that the EDA tools are running out of gas.
''At same point, the tools don't scale anymore,'' Bloch warned. ''You need (new and) disruptive tools in the flow.''
(12/10/2008 6:21 PM EST)
SAN JOSE, Calif. -- The field-programmable gate array (FPGA) market has experienced lackluster and flat growth in recent times. But now, the sector faces a set of new challenges that could threaten the business.
Like most chip makers, FPGA suppliers face the current and steep IC downturn. In one form or another, Actel, Altera, Lattice, Xilinx and others have been impacted by the downturn.
Simon Bloch, vice president and general manager of the Design and Synthesis Division for Mentor Graphics Corp., also said the FPGA business faces four other major challenges: growing design complexity; lower power methodologies; a shortage of IC designers; and the fact that the EDA tools are running out of gas.
''At same point, the tools don't scale anymore,'' Bloch warned. ''You need (new and) disruptive tools in the flow.''
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- HHGrace and Empyrean Continue Their Cooperation on Local EDA Tools to Facilitate IP Design
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- GOWIN Semiconductor Announces Release of the New GOWIN EDA Tools for Improved Performance on New FPGA Product Families
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development