Digital Core Design (DCD) Announces New SPI Serial Peripheral Interface IP Cores
– The Intellectual Property (IP) provider - Digital Core Design (DCD) today has announced the release of the DSPI_FIFO and DSPIS IP Cores.
The DSPI_FIFO and DSPIS IP Cores complete DCD's Serial Peripheral Interface IP Cores family, and break the limitation of currently offered DSPI - Serial Peripheral Interface IP Core.
Designing the DPI_FIFO IP Core DCD reached out those SPI interface users, who need faster data transfer, without need to interrupt the CPU program after each transferred byte. Now our DSPI_FIFO is capable to transfer up to 512 bytes of data.
The DSPIS IP Core allows communication with passive devices, it reduces number of pins used for CPU communication with external devices like memories LCD drivers etc. DSPIS is designed to operate with DSPI and DSPI_FIFO. All Digital Core Design's SPI IP Cores supports all four SPI transfer formats, and are flexible enough to interface directly with numerous standard product peripherals from several manufacturers. The data rates can be as high as CLK/4 and when needed as low as CLK/512.
The Customer can select VHDL/Verilog source code or FPGA Netlists. IP Core is licensed under Single Design or Unlimited Designs options. If you have any questions, please feel free to contact DCD. http://www.dcd.pl/acontact.php
For more information about this product please check:
- DSPI_FIFO – Serial Peripheral Interface Master/Slave with FIFO
- DSPIS_FIFO – Serial Peripheral Interface Slave
About Digital Core Design
Digital Core Design (DCD) is a private Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, an expert in IP cores architecture improvements. DCD sells its products and services directly and through its global distribution network. DCD offers VHDL and Verilog high performance and synthesizable IP cores for a speed optimized 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and coprocessors. The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold to over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, FARADAY, SAGEM, FLEXTRONICS and GOODRICH. DCD also became a member of first-class branch partner programs like: AMPP of ALTERA, AllianceCORE of XILINX, ispLeverCORE Connection of LATTICE and IP Catalyst of SYNOPSYS. For more information, please visit: http://www.dcd.pl.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- DFSPI IP Core from DCD supports all serial memories available on the market.
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Enhanced Serial Peripheral Interface (eSPI) Master/Slave Controller
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack