DFT Expert joins Intellitech Corporation as Vice President <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
IP News
DFT Expert joins Intellitech Corporation as Vice President
Durham, NH. August, 16 1999 - Intellitech Corporation announced today that Dr. Bulent Dervisoglu, who is a veteran of Design for Testability (DFT), has joined Intellitech Corporation as Vice President. Bulent Dervisoglu has achieved wide recognition for his strong vision and pioneering approaches to using scan-based technology to provide in situ remote access to IC devices. "His appointment underscores Intellitech's continuing commitment to our customers to provide state-of-the-art tools for scan-based electronic design verification, silicon debug, and test of complex System on Chip (SoC) designs", said, CJ Clark, Intellitech President and CEO.
Prior to joining Intellitech, Dr. Dervisoglu was a Senior Manager with Synopsys Inc. where most recently he was manager of Test Corporate Applications Engineering department. Previously, he has worked at Sperry Corporate Research Center, MIT Lincoln Labs, Apollo Computer, Hewlett Packard and SGI. Dr. Dervisoglu received his Ph.D. degree in 1973 from University of Edinburgh, Scotland and has performed research and teaching at several universities in Europe and the USA. He has also given many presentations and published over 30 papers, including authoring the Design for Testability chapter in the much-acclaimed Electrical Engineer's Handbook published by CRC Press. He also holds two key scan patents that enable precise path delay test and measurement inside complex IC's. Dr. Dervisoglu will work in Intellitech's San Jose, CA office.
About Intellitech
Incorporated in 1988, Intellitech develops and markets scan-based diagnostic tools for IC/SOC silicon debug and PCB test. Intellitech customers include the industry leading OEM's of electronic products such as computers, workstations, network equipment, telecom, aviation and defense. Intellitech maintains it's technology leadership by actively participating in IEEE standards development for scan-based test standards such as IEEE Std. 1149.1, 1149.4, P1500 and P1532. Intellitech has sales and support offices located in Durham, NH and San Jose, CA (http://www.intellitech.com).
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- eASIC Appoints Distinguished ASIC Expert Dr. Ranko Scepanovic as Senior Vice President of Advanced Technology
- Cisco Senior Vice President of Engineering Pankaj Patel Joins eASIC Board of Directors
- Posedge Inc Appoints Richard Timpa as Vice President Sales
- Jasper Design Automation Continues to Accelerate Its Global Growth with Appointment of Coby Hanoch as New Vice President of International Sales
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms