DeepX Hints At Next-Gen AI Chips
By Sally Ward-Foxton, EETimes (August 30, 2024)
SANTA CLARA, Calif.—DeepX demonstrated its two first-generation chips, which are aimed at different markets, at the Embedded Vision Summit, and gave EE Times some hints on its next-generation chip for AI on-device and in autonomous robots.
Demos
The V1 (previously named L1) is an SoC with the DeepX 5-TOPS NPU alongside quad-RISC-V CPUs. It also features a 12-MP image signal processor (ISP). This is a small, sub-$10 SoC for edge devices, built on Samsung 28-nm process technology for power efficiency. DeepX’s V1 demo runs YOLO v7 at 30fps for real-time processing. Its power envelope is 1-2 W.
To read the full article, click here
Related Semiconductor IP
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
- RISC-V CPU IP
- Data Movement Engine - Best in class multi-core high-performance AI-enabled RISC-V Automotive CPU for ADAS, AVs and SDVs
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux
Related News
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- RISC-V Breakthrough: SpacemiT Develops Server CPU Chip V100 for Next-Generation AI Applications
- SpacemiT Secures Hundreds of Millions in A+ Financing to Accelerate RISC-V AI CPU Product Iteration
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
Latest News
- Andes Technology Announces AndeSight™ IDE v5.4 to Streamline AI and Embedded Software Development on RISC-V
- Jim Keller: ‘Whatever Nvidia Does, We’ll Do The Opposite’
- FlexGen Streamlines NoC Design as AI Demands Grow
- IntoPIX Presents Its New Titanium Software Suite: Empowering AV-Over-IP Workflows With Speed, Quality & Interoperability
- Global Semiconductor Sales Increase 2.5% Month-to-Month in April