Deal enables MOSIS to offer XAP 16-bit processors
Colin Holland, EE Times
(07/21/2006 4:55 AM EDT)
LONDON — Cambridge Consultants has teamed up with multi-project wafer (MPW) services provider, MOSIS, to enable royalty-free access to their XAP4 and XAP5 16-bit RISC processor cores.
Customers only have to pay 20% of the nominal license fee during prototype production with the balance of the fee not being due until devices go into volume production or are sold.
XAP processors are delivered in Verilog RTL and users can verify their systems in FPGA before proceeding to ASIC synthesis.
(07/21/2006 4:55 AM EDT)
LONDON — Cambridge Consultants has teamed up with multi-project wafer (MPW) services provider, MOSIS, to enable royalty-free access to their XAP4 and XAP5 16-bit RISC processor cores.
Customers only have to pay 20% of the nominal license fee during prototype production with the balance of the fee not being due until devices go into volume production or are sold.
XAP processors are delivered in Verilog RTL and users can verify their systems in FPGA before proceeding to ASIC synthesis.
To read the full article, click here
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- The virtual component "FLIP8051 Typhoon" launches the 16 bit extension of the most popular processor: Keil Software provides a complete application development in µVision2 with hardware from Raisonance
- Brite Launches High-Precision 16 bit SAR ADC
- NXP Ramps Automotive Processing Innovation with Two Processors on TSMC 16nm FinFET Technology
- BittWare selects EdgeCortix's SAKURA-I AI Processors as its Edge Focused Artificial Intelligence Acceleration Solution
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs