DCD Presents RISC-V, Automotive & Cyber during Embedded World 2023
Bytom, Poland -- March 6, 2023 -- Digital Core Design invites to its booth 4-139a during the Embedded World, Nurnberg, Germany.
The show is planned for 14-16th of March and the DCD is go completely new solutions like e.g.
- RISC-V 32-bit and 64-bit CPUs with extensions and peripherals
- enhanced CAN ecosystem (not only) for automotive – are you ready for CAN-XL?
- faster and optimized CryptOne, the cryptographic system
Apart from the above DCD engineers will give a sneak-peak into both the latest, and well-known solutions like e.g. CFD-SEMI – quantum leap for Computational Fluid Dynamics; EOL – Obsolete Parts Replacement; World’s Fastest 8051 CPU; Royalty-Free 32-bit CPU and more!
-Our customers' kept asking us about the RISC-V and safe solutions for automotive - says Jacek Hanke, DCD's CEO - as a proud member of RISC-V International, CAN in Automation and Cybersecurity Made in Europe organizations, we're ready to provide unique and innovative solutions for modern electronics.
As an example we can have a look e.g. at DCD's cryptographic solutions named CryptOne. They offer various configurations, tailored to the project needs. During the tests, the IP utilized up to 25% fewer logic cells, with the same performance - when compared to competitive designs. And when it's optimized for speed, it's achieved up to 50% higher performance, than competitive designs.
What does that mean? Ultimate performance:
Elliptic Curve NIST-P256 operations performance at 200 MHz
- EC point mul: 2.5 ms
- ECDSA sign: 2.6 ms
- ECDSA verify: 3.2 ms
More information will be presented at the Booth 4-139a in Hall 4, during Embedded World.
Digital Core Design prepared also free entry daily tickets for Embedded World. Just send an e-mail to ew23@dcd.pl to get a free ticket.
Related Semiconductor IP
- USB 20Gbps Device Controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
- 100G PAM4 Serdes PHY - 14nm
- Bluetooth Low Energy Subsystem IP
Related News
- Dream Chip and Cadence Demo Automotive SoC Featuring Tensilica AI IP at embedded world 2024
- Quintauris and TASKING Partner to Join Forces to Power RISC-V in Automotive
- Andes Technology Announces D23-SE: A Functional Safety RISC-V Core with DCLS and Split-Lock for ASIL-B/D Automotive Applications
- Codasip L31 customizable RISC-V core is an Embedded World Best in Show
Latest News
- Sofics joins GlobalFoundries’ GlobalSolutions Ecosystem to Enhance Chip Robustness, Performance and Design Efficiency
- Presto Engineering Tapes Out 2 Macro IPs with X-FAB for Low-Power and High-Precision Sensing Applications
- Zero ASIC releases Wildebeest, the world’s highest performance FPGA synthesis tool
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
- Ceva Appoints Former Microsoft AI and Hardware Leader Yaron Galitzky to Accelerate Ceva’s AI Strategy and Innovation at the Smart Edge