CXL Update Emphasizes Security
By Gary Hilson, EETImes (January 3, 2025)
The updates reflect the rapid growth of AI in the data center, even though the coherent connectivity protocol was conceived before the AI boom took off, Anil Godbole, CXL Consortium marketing working group co-chair, said in a briefing with EE Times.
The latest CXL update, CXL 3.2, adds several monitoring and management capabilities, including a CXL hot-page monitoring unit (CHMU) for memory tiering, common event record, compatibility with PCIe management message pass through (MMPT) and CXL online firmware (FW) activation.
To read the full article, click here
Related Semiconductor IP
- VIP for Compute Express Link (CXL)
- CXL 3.0 Controller
- CXL Controller IP
- CXL memory expansion
- CXL 4.0/3.2/3/2 Verification IP
Related News
- Key Industry Players Converge to Advance CXL, a New High-Speed CPU Interconnect for Breakthrough Data Center Performance
- SmartDV Speeds Delivery of its New CXL Verification IP
- Synopsys Delivers Industry's First Compute Express Link (CXL) IP Solution for Breakthrough Performance in Data-Intensive SoCs
- Compute Express Link Consortium (CXL) Officially Incorporates; Announces Expanded Board of Directors
Latest News
- PQSecure Collaborates with George Mason University on NIST Lightweight Cryptography Hardware Research
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure
- Global Annual Semiconductor Sales Increase 25.6% to $791.7 Billion in 2025
- Fabless Startup Aheesa Tapes Out First Indian RISC-V Network SoC
- SmartDV and Mirabilis Design Announce Strategic Collaboration for System-Level Modeling of SmartDV IP