CXL gathers speed with 2.0 spec
Running over PCIe physical layer makes open interconnect easier to adopt
By Gary Hilson, EETimes (January 25, 2021)
TORONTO — The Compute Express Link (CXL) specification is forging ahead at a steady pace. Version 2.0 of the open industry-standard interconnect is now available less than two years after its initial inception, while consortium member vendors already releasing products using the latest iteration.
Like the now mature Non-Volatile Memory Express (NVMe) interface specification, CXL 2.0 is adding new features and functionality to meet increased performance demands while staying backwards compatible with its predecessors — CXL 1.0 was released in March 2019 and 1.1 was announced in June of the same year. Updates in 2.0 are being driven by rapidly evolving datacenter architectures that must support the growing demands of emerging workloads for artificial intelligence (AI) and machine learning (ML). The continued proliferation of cloud computing and the “cloudification” of the network and edge are also factors.
To read the full article, click here
Related Semiconductor IP
- CXL 3.0 Controller
- CXL Controller IP
- CXL memory expansion
- CXL 3 Controller IP
- CXL 4.0/3.2/3/2 Verification IP
Related News
- VESA Releases Updated DisplayPort Alt Mode Spec to Bring DisplayPort 2.0 Performance to USB4 and New USB Type-C Devices
- PLDA Announces CXL 2.0 Support in their XpressLINK Family of CXL Controller IP
- Synopsys Announces Industry's First CXL 2.0 VIP Solution for Breakthrough SoC Performance
- CXL Consortium Releases Compute Express Link 2.0 Specification
Latest News
- GlobalFoundries Licenses GaN Technology from TSMC to Accelerate U.S.-Manufactured Power Portfolio for Datacenter, Industrial and Automotive Customers
- Quintauris and Nuclei Collaborate to Expand RISC-V Solutions
- Ceva, Inc. Announces Third Quarter 2025 Financial Results
- TSMC October 2025 Revenue Report
- Tesla Considers Building ‘Tera Fab’ to Meet Future Chip Needs