Cray Implements Denali's Databahn Memory Controller Cores, Uses MMAV Software for Memory Modeling and Simulation
Next-Generation Supercomputers Demand Quality and Reliability
PALO ALTO, Calif., August 10, 2004 -- Denali Software Inc., today announced that Cray Inc. (Nasdaq NM: CRAY) has selected its Databahn™ memory controller intellectual property (IP) cores and MMAV™ verification IP software for next-generation supercomputer product development.
Cray plans to use Denali's Databahn IP in the design of the DDR-SDRAM memory system for its next-generation chips. Cray will also use Denali's MMAV product for modeling and simulating the interactions between its chips and external memory devices for design verification and performance analysis.
Says Dave Kiefer, vice president of engineering at Cray: "Designing supercomputers demands leading-edge EDA tools and IP. We selected Denali's MMAV and Databahn controller cores based on the product capabilities as well as Denali's reputation for quality and reliability."
"Cray stands apart as a leader in the supercomputer race," adds David Lin, Denali's vice president of applications engineering. "By providing Cray with memory controller cores and verification software, we are helping them continue to meet their rigorous standards for quality and performance."
About Databahn Memory Controller IP
Licensed for use in more than 100 designs by leading semiconductor and system companies, and with more than 35 chips in production, Databahn is the industry-leading memory controller IP solution. Databahn cores are configurable for a wide range of performance and power requirements, as well as ASIC interfaces. To ensure compatibility with all the latest high-speed memory technologies, the configuration process is tightly integrated with Denali's database of memory component specifications, including all the latest SDRAM, DDR1-SDRAM, DDR2-SDRAM, and Mobile DDR-SDRAM devices from all major memory vendors. Deliverables include: register transfer level (RTL) and synthesis scripts, silicon-independent DDR PHY, verification testbench, static timing analysis (STA) scripts, programmable register settings and documentation. The silicon-proven Databahn IP is library independent and covers solutions from .18-micron to .08-micron technologies, and DRAM device frequencies from 100-400MHz (200-800MHz data rate).
About Cray Inc.
Cray's mission is to be the premier provider of supercomputing solutions for its customers' most challenging scientific and engineering problems. Go to www.cray.com for more information about the company.
About Denali Software, Inc.
Denali Software Inc. is the world's leading provider of electronic design automation (EDA) software and Semiconductor Intellectual Property (SIP) solutions for chip interface design, integration, and verification. More than 400 companies worldwide use Denali's tools, technology, and services to design and verify complex chip interfaces for communication, consumer, and computer products. Corporate headquarters are located at: 1850B Embarcadero Road, Palo Alto, Calif. 94303. For more information, visit Denali at www.denali.com. Or, contact Denali by phone at: (650) 461-7200.
Denali, The Denali logo, Databahn, eMemory, MMAV, and PureSpec are trademarks of Denali Software Inc. Cray is a registered trademark of Cray Inc. All other trademarks are the property of their respective owners.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- DDR5/DDR4/LPDDR5 Combo PHY IP Cores which is Silicon Proven in 12FFC with Matching Controller IP Cores is available for license to accelerate your Memory Interfacing Speeds
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- SmartDV Provides Broad Portfolio of Memory Modeling, Design and Verification Solutions
- Digital Blocks DMA Controller Verilog IP Core Family Extends Leadership with enhancements to AXI4 Memory Map and Streaming Interfaces
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers