Conference set to confront 'the reality' of silicon IP
Conference set to confront 'the reality' of silicon IP
By Richard Goering, EE Times
February 8, 1999 (11:16 a.m. EST)
URL: http://www.eetimes.com/story/OEG19990208S0008
Anyone involved with silicon intellectual property (IP) will likely find something of interest at IP99, the System-on-Chip Conference and Exhibition, scheduled for March 22-24 in Santa Clara, Calif.
The conference, now going into its third year, has been organized by Miller Freeman UK Ltd. and is co-sponsored by EE Times, which helped with program development.
This year's conference focuses on "the reality of IP" and provides both a business and a technical update of design reuse. The first day's sessions, emphasizing legal and business issues, will be geared toward chief executive officers, venture capitalists and investors. Six half-hour sessions will be followed by a cocktail hour and dinner panel, to be moderated by Robert Chaplinsky, a venture capitalist with Mohr Davidow Ventures.
Day two, March 23, will bri ng in a technical focus.
It's aimed at chief technical officers, corporate CAD managers, design engineers and project managers. Scheduled keynote speakers include Aart de Geus, chief executive officer of Synopsys Inc., and John Bourgoin, chief executive officer of MIPS Technologies Inc. The speeches will be followed by tracks on design reuse, test and functional verification, commercial and business issues, and implementation. A lunch panel will ask, "Does IP have a value?"
Day three will add two more keynote speakers: Bob Terwilliger, president and chief executive officer of ARC Cores Ltd., and Jim Ballingall, vice president of worldwide marketing for UMC Group. Tracks will include reuse and verification, codesign, integration, configurable IP and quality. A lunchtime panel will probe the question of open standards for IP.
The conference also will feature exhibits by intellectual-property providers at "IP Alley." For further information and registration, see www.ip99.com.
Related Semiconductor IP
- 112G Multi-SerDes
- SHA3 Cryptographic Hash Cores
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
Related News
- lowRISC: A Decade of Bringing Open Silicon to Reality
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Arteris Addresses Silicon Design Reuse Challenge with New Magillem Packaging Product for IP Blocks and Chiplets
- EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
Latest News
- Lattice Launches Industry-First PQC-Ready FPGA Family: MachXO5-NX TDQ
- Intel Retreat Shifts Europe Semiconductor Reality
- Neuchips and ShareGuru Launch Gen AI Autonomy Solution
- CSP CapEx to Soar Past US$520 Billion in 2026, Driven by GPU Procurement and ASIC Development
- Microchip Unveils First 3 nm PCIe® Gen 6 Switch to Power Modern AI Infrastructure