Common Platform in Preparation for SOI, FinFETs at 10nm
Peter Clarke, Electronics360
08 April 2014
A team of engineers from IBM Microelectronics, Globalfoundries, Samsung, STMicroelectronics and UMC are due to present a 10nm logic platform that supports FinFETs on both bulk CMOS and on silicon-on-insulator wafers.
The presentation of paper 2.2 is set to be one of the highlights of the Symposium on VLSI Technology due to take place June 9 to 12 at Honolulu, Hawaii. It represents a coming together of the interests of the FinFET and fully-depleted silicon-on-insulator (FDSOI) camps, but not yet a complete merging.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related News
- TSMC Certifies Synopsys IC Compiler II for 10-nm FinFET Production and 7-nm Early Design Starts
- Synopsys' Custom Compiler Certified for TSMC 10-nm and 7-nm FinFET Process Nodes
- Silicon Creations Taps Silvaco's Custom Design Flow for 10nm FinFET Designs
- eMemory's NeoFuse IP Verified in TSMC 10nm FinFET Process
Latest News
- ISOLDE Project Demonstrates Advancements in European Open-Source RISC-V for Automotive, Space, and IoT
- ACL Digital and AIM FUTURE Partner to Drive Innovation in Edge AI
- Tenstorrent and PwC Partner to Advance AI Ecosystem Development in Cyprus
- Republic of Cyprus Selects Tenstorrent for AI Innovation
- SiFive and IAR Collaborate to Advance the Automotive Ecosystem and Drive RISC-V Innovation in Automotive Electronics