China forms its own chiplet standard amid isolation
By Peter Clarke, eeNews Analog (March 27, 2023)
The standard defines a high-speed serial port and is focused on optimization based on the domestic packaging and substrate supply chain, with cost and commercial practicality as a key consideration, the report said. The standard was developed by the Cross Information Core Technology Research Institute working with the China Chiplet Industry Alliance, which includes domestic system, IP, and packaging manufacturers.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related News
- Intel joins CHIPS Alliance to promote Advanced Interface Bus (AIB) as an open standard
- OpenFive Enhances Differentiated IP Portfolio with Die-to-Die Interface Controllers for HPC and Chiplet Markets
- OpenFive Launches Die-to-Die Interface Solution for Chiplet Ecosystem
- Blue Cheetah Bunch-of-Wires (BoW) Chiplet Interface Solution Targets Rapid Flexibility, Scalability, and Low Overhead
Latest News
- Rambus Announces Departure of Chief Financial Officer
- AI Elevates Production Management’s Importance in the ASIC Value Chain
- Cadence Unleashes ChipStack AI Super Agent, Pioneering a New Frontier in Chip Design and Verification
- Passing the Torch: Reflections on ARC’s Journey and the Future of Specialized Processing
- Google’s High-Speed Interconnect Architecture to Push 800G+ Optical Transceiver Share Past 60% by 2026, Says TrendForce