China forms its own chiplet standard amid isolation
By Peter Clarke, eeNews Analog (March 27, 2023)
The China Chiplet Industry Alliance has released the ‘Chiplet Interconnection Interface Standard’ known as ACC1.0, according to the Financial Association Press.
The standard defines a high-speed serial port and is focused on optimization based on the domestic packaging and substrate supply chain, with cost and commercial practicality as a key consideration, the report said. The standard was developed by the Cross Information Core Technology Research Institute working with the China Chiplet Industry Alliance, which includes domestic system, IP, and packaging manufacturers.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related News
- Intel joins CHIPS Alliance to promote Advanced Interface Bus (AIB) as an open standard
- OpenFive Enhances Differentiated IP Portfolio with Die-to-Die Interface Controllers for HPC and Chiplet Markets
- OpenFive Launches Die-to-Die Interface Solution for Chiplet Ecosystem
- Blue Cheetah Bunch-of-Wires (BoW) Chiplet Interface Solution Targets Rapid Flexibility, Scalability, and Low Overhead
Latest News
- Secure-IC, now a part of Cadence, unveils Securyzr™ Xperience, an Exclusive Gateway to Security Innovation
- QuickLogic Accelerates Space Innovation with Secure, Customizable eFPGA Hard IP
- SkyWater Technology and QuamCore Announce Collaboration to Fabricate Digital Superconducting Controller for Scalable Quantum Computing
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
- UMC Reports Sales for October 2025