CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
July 12, 2005
-- CHIPIDEA, listed by Gartner Inc. as the world leading Analog and Mixed-Signal IP player, announces silicon validation of the CI3514hm, a very compact 90nm 10-bit/105MHz ADC, with very low power dissipation and power-down modes for standby operation. This new state-of-the-art IP Core enhances Chipidea´s IP portfolio in 90nm CMOS processes and continues the accelerated silicon validation program started in 2004.
Click here, for more information
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
- CHIPIDEA extends its 90nm CMOS portfolio with a Low Power and Very Compact 1GHz ADC for Blu-ray and UWB systems
- ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
- Chipidea extends its IP Portfolio for Video applications with a new very compact 210MHz Analog Front-End (AFE) in 0.13um CMOS technology
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack