CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
July 12, 2005
-- CHIPIDEA, listed by Gartner Inc. as the world leading Analog and Mixed-Signal IP player, announces silicon validation of the CI3514hm, a very compact 90nm 10-bit/105MHz ADC, with very low power dissipation and power-down modes for standby operation. This new state-of-the-art IP Core enhances Chipidea´s IP portfolio in 90nm CMOS processes and continues the accelerated silicon validation program started in 2004.
Click here, for more information
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
- CHIPIDEA extends its 90nm CMOS portfolio with a Low Power and Very Compact 1GHz ADC for Blu-ray and UWB systems
- ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
- Chipidea extends its IP Portfolio for Video applications with a new very compact 210MHz Analog Front-End (AFE) in 0.13um CMOS technology
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications