ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
ChipIdea Microelectrónica, S.A., a leading analog and mixed-signal IP and SOC solutions provider, announces the silicon validation of CI3261Ba - a dual 12-bit 50MS/s pipeline ADC in a compact footprint (3.96mm2) that features competitive power dissipation (180mW) and dynamic performance suitable for emerging Broadband Communications (e.g. Multi-Antenna WiFi) as well as Imaging and Instrumentation Applications.
The dual ADC is designed in 0.25um, 1P3M, MiM, 2.5V CMOS technology and includes internally generated references. Operated at 50MS/s, it exhibits 0.3 LSB DNL, 1 LSB INL, 69 dB SNR and –78 dB THD leading to a global performance of 11.1 effective bits (ENOB).
For details, please visit
http://www.chipidea.com/website_45c/ciflash/2004_4/flashnews200404.html
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
- CHIPIDEA Announces Silicon Validation of a Very Compact 90nm 10-bit /105MHz ADC
- T2M-IP Unveils the 12-bit 4Gsps ADC Silicon-Proven IP Core with Cutting-Edge Features, Silicon Proven and Ready to License
- Empower Your Wi-Fi 6 and Wi-Fi 6E SoCs with 12-Bit 640Msps Dual Channel ADC and DAC IP Cores, Now Available for Immediate Licensing in Silicon Proven 22nm ULL and ULP Technology
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack