Chartered signs deal with analog IP house Unive for SoC designs
Chartered signs deal with analog IP house Unive for SoC designs
By Semiconductor Business News
June 10, 2002 (5:27 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020610S0074
SINGAPORE -- Singapore's Chartered Semiconductor Manufacturing Pte. Ltd. today announced an agreement with analog IC intellectual property (IP) provider Unive Inc.--a move that would enable mixed-signal system-on-a-chip (SoC) designs. The non-exclusive agreement between the two companies initially covers Unive's LVDS, SSTL2 and USB 2.0 IP offerings targeted for devices using Chartered's 0.18-micron and 0.13-micron processes. It also provides the option to expand into other Unive IP offerings and Chartered manufacturing products, including 90-nm technologies. Companies pay an upfront fee and no royalties for design-in access. The Unive LVDS, SSTL2 and USB2.0 offerings are expected to be available for Chartered's 0.18-micron and 0.13-micron processes in the third quarter of 2002, according to Milpitas, Calif.-based Unive.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Agile Analog announces deal with tier 1 US customer for agileSecure anti-tamper IP on TSMC N4P
- Siemens introduces mPower power integrity solution for analog, digital and mixed-signal IC designs
- Agile Analog to move into iconic Radio House office block in Cambridge, UK to enable significant increase in engineering staff
- Introducing the Cutting-Edge USB 3.0/ PCIe 3.0 Combo PHY IP Core in 28HPC+ for High-Performance SoC Designs
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms