CEO interview: Paul Wells of SureCore on low power memory and China
By Nick Flaherty, eeNews Europe (April 4, 2023)
Paul Wells, CEO of SureCore talks to Nick Flaherty about the recent technology advancements in SRAM memory and the business in China.
SureCore has developed PowerMiser Plus which takes the SRAM voltage below 0.5V for the first time and one of the first customers is a Chinese company for an edge AI chip design.
Despite concerns over global trade wars and security, the Chinese market is vital for the business, he says.
“About 75% of our business is with Chinese companies,” he tells eeNews Europe. “My view is there’s a lot of panicking that the Chinese economy will transcend that of the US and the West doesn’t really like that. So they are trying to hold the Chinese economy back but that is doomed to failure as they have so many STEM graduates. For semiconductors the future is in Asia, it’s as simple as that.”
To read the full article, click here
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- CEO interview: S3 Semi ready for custom opportunity
- CEO interview: Flex Logix' Geoff Tate on licensing FPGA
- CEO interview: The importance of being agile
- EdgeQ Adds Former Qualcomm CEO Paul Jacobs & CTO Matt Grob as Advisors to Disrupt the Current Closed RAN Ecosystem with RISC-V based Highly Programmable 5G and AI Platform
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions