CEO Interview: Andes' Cores For IoT Suit Europe
Peter Clarke, Analog Editor, EE Times Europe
3/31/2016 10:53 PM EDT
EE Times Europe interviewed Frankwell Jyh-Ming Lin, CEO of Andes Technology Corp. (Hsinchu, Taiwan), a licensor of a range of 32bit processor cores as intellectual property (IP), and asked how the company is planning to address the European market.
Founded in 2005 to develop and license its own architecture of low-power processor cores and associated development tools, Andes is still privately held but has received significant minority investment from fabless chip company MediaTek Inc. (Hsinchu,Taiwan). MediaTek is also a licensee.
Although Andes may not be well known in Europe it has achieved design wins in numerous wireless connectivity chips and touchscreen controllers and Andes IP has shipped in more than a billion chips to date. Having started in southeast Asia before ramping commercial activities in the United States, Lin now reckons the suitability of the company's AndeStar architecture for low-power nodes in the Internet of Things (IoT) makes it a good fit for European developers.
To read the full article, click here
Related Semiconductor IP
- Compact High-Speed 32-bit CPU Core with Level-2 Cache
- Compact High-Speed 32-bit CPU Core with MemBoost and PMA
- Compact High-Speed 32-bit CPU for Real-time and Linux Applications
- Compact High-Speed 32-bit CPU Core with DSP
- 32-bit CPU IP core - ISO 26262 Automotive Functional Safety Compliant
Related News
- Andes Technology Expands Comprehensive AndeSentry™ Security Suite with Complete Trusted Execution Environment Support for Embedded Systems
- CEO interview: S3 Semi ready for custom opportunity
- CEO interview: Flex Logix' Geoff Tate on licensing FPGA
- CEO interview: The importance of being agile
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs