Cavendish Kinetics Names Richard Knipe VP of Engineering & CTO
Industry Veteran Joins Executive Team
SAN JOSE, Calif -- September 12, 2007 -- Cavendish Kinetics, the Nanomech(tm) embedded non-volatile memory intellectual property (IP) company, announced today that Richard Knipe has joined the company as Vice President of Engineering and Chief Technology Officer.
"Richard is an excellent addition to our executive team," said Dennis Yost, CEO of Cavendish Kinetics. "He brings a wealth of experience in development, transferring technology into volume production and building first-class engineering organizations. The timing is perfect for Richard to move Cavendish's Nanomech embedded non-volatile memory forward."
Dr. Knipe brings over 22 years of semiconductor industry experience to Cavendish Kinetics. In his most recent assignment at Texas Instruments, he served as the Business Manager for the DLP Optical Networking and Digital Sensor Groups. In addition, he has held other senior management positions at Texas Instruments and was responsible for bringing the very successful Digital Light Processing (DLP) technology out of development and into production. Dr. Knipe holds a Ph.D. in Mechanical Engineering from the University of Texas at Arlington and holds over 20 patents.
"Cavendish Kinetics is in an excellent position from a market, technology and people position to be a leader in the marketplace," said Richard Knipe. "The company has a great opportunity to change the landscape of embedded non-volatile memory and I look forward to contributing to its success."
About Cavendish Kinetics
Cavendish Kinetics is a fabless semiconductor IP company developing embedded Non-Volatile Memory technology for standard CMOS processes. Its Nanomech™ technology is a novel non-volatile memory solution, residing in the metal interconnect system, yielding no impact to existing IP, scaling to 45nm and below, operating beyond 200 degrees centigrade in a radiation harsh environment, and porting easily to different process technologies. Nanomech programs at high-speed and at native voltage requiring no high voltage overhead. It has ultra low-power write/erase and read with no leakage current. The base technology has been silicon proven and it has demonstrated 20M-cycle endurance. For more information please visit http://www.cavendish-kinetics.com.
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Cavendish Kinetics announces a major new embedded memory technology
- Cavendish Kinetics and AMI Semiconductor announce cooperative marketing initiative; Collaboration formed for Cavendish Kinetics embedded NVM solution's
- Two industry veterans join Cavendish Kinetics
- VSI Alliance Announces CTO and VP and New Board Member
Latest News
- Nuclei Announces Strategic Global Expansion to Accelerate RISC-V Adoption in 2026
- Semidynamics Unveils 3nm AI Inference Silicon and Full-Stack Systems
- Andes Technology Launches RISC-V Now! — A Global Conference Series Focused on Commercial, Production-Scale RISC-V
- Rambus Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- IntoPIX And Cobalt Digital Enable Scalable, Low-Latency IPMX Video With JPEG XS TDC At ISE 2026