Cadence Wins Two TSMC Partner of the Year Awards for Soft IP and 16FF+ Solutions
SAN JOSE, Calif. , 09 Oct 2014 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that it has won two TSMC Partner of the Year awards during the TSMC Open Innovation Platform® (OIP) Ecosystem Forum. Cadence was presented with awards for both Soft IP and joint development of 16nm FinFET Plus (16FF+) design infrastructure.
TSMC determined the Soft IP award winner based on customer feedback, portfolio breadth, and strong technical support capabilities. The Cadence IP portfolio offers an extensive range of widely used protocols including DDR, PCIe, USB, Ethernet and HDMI.
The award for joint development of 16FF+ design infrastructure was given based on the early, in-depth collaboration between TSMC and Cadence on FinFET enablement and the development of this latest advanced node technology for next generation System-on-Chip (SoC) designs. Cadence tools certified for 16FF+ include Encounter® Digital Implementation System, Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution, Quantus™ QRC Extraction Solution, Virtuoso® custom design platform, Spectre® simulation platform, Physical Verification System, Litho Physical Analyzer and CMP Predictor.
“We presented the awards to Cadence based on the quality results delivered through its Soft IP and 16FF+ solutions,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “Cadence has demonstrated its commitment to working closely with us to bring the highest quality design capabilities to IC designers around the world, and we look forward to continuing our partnership in the years to come.”
“Cadence IP and tools enable customers to address their power, performance and area requirements so they can deliver the best quality designs within tight market windows,” said Dr. Chi-Ping Hsu, senior vice president, chief strategy officer, EDA and chief of staff to the CEO at Cadence. “The award recognition from TSMC reflects our long-standing relationship and further demonstrates our ongoing commitment to delivering a strong IP portfolio and advanced node technology for next generation SoC designs. We’ve already begun working with TSMC on the 10nm certification process, and our tight collaboration continues to drive EDA innovation forward.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
Related News
- eMemory Recognized with 16th TSMC Open Innovation Platform® (OIP) Partner of the Year Award
- Silicon Creations Receives 9th Consecutive TSMC OIP Partner of the Year Award for Mixed Signal IP
- Alphawave Semi Achieves 2025 TSMC OIP Partner of the Year Award for High-Speed SerDes IP
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs