Commentary: Cadence-Mentor: facts vs. emotions
Bolaji Ojo, EE Times
(06/19/2008 1:17 AM EDT)
History will be the final judge of Michael J. Fister's decision to make a hostile bid for Mentor Graphics Inc.
Fister, president and CEO of Cadence Design Systems Inc., might not be able to close the deal considering the strong opposition from Mentor Graphics management and antitrust concerns.
Even if Cadence successfully completes the transaction, it might eventually be judged a mistake if integration proved problematic and if the company failed to secure the expected benefits.
Speculations about the future of the deal won't take away from Fister admiration for the share bravado of the proposed deal, which many speculated about but few thought would actually ever be initiated.
The proposed $1.6 billion acquisition of Mentor by Cadence has been heavily slammed in the press with some analysts and industry observers harshly condemning the transaction.
(06/19/2008 1:17 AM EDT)
History will be the final judge of Michael J. Fister's decision to make a hostile bid for Mentor Graphics Inc.
Fister, president and CEO of Cadence Design Systems Inc., might not be able to close the deal considering the strong opposition from Mentor Graphics management and antitrust concerns.
Even if Cadence successfully completes the transaction, it might eventually be judged a mistake if integration proved problematic and if the company failed to secure the expected benefits.
Speculations about the future of the deal won't take away from Fister admiration for the share bravado of the proposed deal, which many speculated about but few thought would actually ever be initiated.
The proposed $1.6 billion acquisition of Mentor by Cadence has been heavily slammed in the press with some analysts and industry observers harshly condemning the transaction.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Synopsys Plans Appeal in Mentor v. EVE
- Mentor Graphics Wins Patent Infringement Case, Awarded Damages
- Mentor Graphics Announces New Verification IP for PCIe 4.0
- Mentor Graphics Acquires Flexras Technologies
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development