Synopsys Plans Appeal in Mentor v. EVE
MOUNTAIN VIEW, Calif., Oct. 11, 2014 -- Synopsys, Inc. (Nasdaq:SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, has announced that the company plans to appeal the October 10 verdict by a jury in Portland, Oregon in the case of Mentor Graphics Corporation v. EVE-USA, Inc. et al.
Four other Mentor patents were dismissed from the case prior to the trial. The remaining patent, U.S. Patent No. 6,240,376, relates to one feature of the EVE emulation product. The Oregon jury returned with assessed damages of approximately $36 million, which Synopsys intends to challenge.
About Synopsys
Synopsys, Inc. (NASDAQ:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- EVE reveals hardware-assisted co-modeling product <!-- verification -->
- Sonics versus ARM for open core protocol interface standard
- TSMC weighs pain versus gain in 130-nm technology
- EVE Releases ZeBu Verification Platform For Software Developers
Latest News
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects