Cadence Design Services adds BOPS, Inc. to the Cadence Surelink Supply-Chain Network
Cadence Design Services adds BOPS, Inc. to the Cadence Surelink Supply-Chain Network
SAN JOSE, Calif. - June 5, 2000 - Cadence Design Systems, Inc. (NYSE: CDN), the world's leading supplier of electronic design products and services, announced today that it has expanded its Cadence® Design Services SureLink supply-chain network with BOPS®, Inc., a developer and licensor of high-performance, scalable, reusable, programmable digital signal processor (DSP) intellectual property (IP) cores. The SureLink program integrates the offerings of multiple electronic-system and integrated circuit supply-chain providers with those of Cadence Design Services to provide superior solutions to mutual customers.
BOPS' synthesizable ManArray[tm] DSP IP is aimed at Cadence Design Services target markets of wireless communications, Internet-enabled devices, and multimedia. Now, clients in these markets have the opportunity to leverage both BOPS IP and Cadence's system-on-chip (SOC) design services, with a supply-chain path from design to manufactured chip.
"The expansion of our portfolio of innovative IP with BOPS ManArray[tm] enhances our IP integration offerings for clients in several high-growth markets," said Ajay Shingal, vice president and general manager of Cadence Design Services Digital Integrated Circuit Design Group.
"BOPS ManArray[tm] is targeted to quickly integrate into an SOC with multiple complementary IP such as ARM[tm] and MIPS® embedded processor cores," said Rick Kepple, vice president of marketing, BOPS, Inc. The SureLink supply chain relationship provides a technical framework for us, as IP licensors, and Cadence Design Services to supply mutual clients with the optimum SOC solution. This program is another quick and efficient way for OEM's to complete their DSP semiconductor value chain and utilize the BOPS ManArray[tm] architecture to meet their high-performance, scaleable, reusable and programmable DSP requirements."
About Cadence
Cadence is the largest supplier of software products, methodology services and design services used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics and a variety of other electronics-based products. With approximately 5,000 employees and 1999 annual revenue of $1.1 billion, Cadence has sales offices, design centers and research facilities around the world. The Company is headquartered in San Jose, Calif. Further information may be found on the World Wide Web at http://www.cadence.com.
About BOPS
BOPS, Inc. (Billions of Operations Per Second, Inc.) is a California-based company that develops and licenses high-performance, scalable and reusable programmable DSP cores, and world-class compiler and software tool products - for high-volume, SOC-based applications targeted at the Internet, multimedia and wireless communications markets. BOPS ManArray[tm] digital-signal processor cores accelerate the time from product-concept to high-volume shipment for SOC manufacturers. The ManArray[tm] technology is designed to integrate with MIPS® and ARM[tm] processor-based SOC's. Further information may be found on the World Wide Web at http://www.bops.com.
Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. ManArray and ARM are trademarks; and BOPS® and MIPS are registered trademarks of BOPS, Inc. All other trademarks are property of their respective owners.
For more information, please contact:
Andy Foster Cadence Design Systems, Inc.
408-944-7684
afoster@cadence.com
Darryl Lloyd Darryl Lloyd, Inc.
818-551-7360, Ext. 11
darryl@dlloyd.com
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- ShortLink AB joins X-FAB's Design & Supply Chain Partner Network and IP Portal
- Cadence Expands System IP Portfolio with Network on Chip to Optimize Electronic System Connectivity
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms