Cadence Recognized with Four 2018 TSMC Partner of the Year Awards
Cadence recognized for joint development of 5nm design infrastructure, cloud-based TSMC OIP Virtual Design Environment, WoW design solution and DSP IP
SAN JOSE, Calif., 09 Oct 2018 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it has received four TSMC Partner of the Year awards at this year’s TSMC Open Innovation Platform® (OIP) Ecosystem Forum. Cadence was presented with awards for the joint development of the 5nm design infrastructure, the cloud-based TSMC OIP Virtual Design Environment (VDE), the Wafer-on-Wafer (WoW) design solution, and its Tensilica® DSP IP.
These awards were given to Cadence based on the following work that has been delivered:
- 5nm design infrastructure: Cadence participated in an early, in-depth collaboration with TSMC on the design infrastructure development of this latest advanced-node technology for next-generation system-on-chip (SoC) designs.
- Cloud-based TSMC OIP VDE: Cadence was one of the first TSMC OIP Cloud Alliance partners and has collaborated with TSMC and mutual customers on successful tapeouts.
- WoW design solution: Cadence collaborated with TSMC on the development of a design solution and delivered a reference flow that includes implementation, electrical analysis and physical verification.
- DSP IP: Cadence collaborated with TSMC on the delivery of Cadence® Tensilica DSP IP, the most widely-used DSP IP in the TSMC portfolio, which mutual customers use to complete successful projects.
“Through our ongoing collaboration with TSMC, we’ve jointly worked to stay in front of industry trends so that we can enable our mutual customers to consistently deliver successful designs through use of the latest technologies,” said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. “These awards from TSMC exemplify our ability to drive the industry forward with our innovations with 5nm, cloud, WoW, and DSP IP.”
“Our ongoing, in-depth collaboration with Cadence provides our customers with confidence that they can use the latest technologies and tools to deliver new innovations in competitive market windows,” said Suk Lee, senior director of the Design Infrastructure Marketing Division at TSMC. “We look forward to continuing to partner together on creative new solutions that our mutual customers can use to establish leadership in their respective markets.”
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related News
- eMemory Recognized with 16th TSMC Open Innovation Platform® (OIP) Partner of the Year Award
- Silicon Creations Receives 9th Consecutive TSMC OIP Partner of the Year Award for Mixed Signal IP
- Cadence Wins Four 2023 TSMC OIP Partner of the Year Awards
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
Latest News
- Cassia Proposes ‘Better Math’ for AI Efficiency
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets