BOPS adds six patents
BOPS adds six patents
By David Larner - Embedded Systems,
February 12, 2001 (2:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010212S0110
BOPS has been awarded six in a series of patents designed to protect its ManArray digital signal processing (DSP) core technology. The company has filed for more than 50 patents to date. BOPS' ManArray cores combine multiple levels of parallelism and use a single-cycle switching fabric between processing elements. The cores offer performances in range from 8bn operations per second (bops) to more than 128 bops at 200MHz. Patents awarded since February 2000 include: "Manifold array processor"(February 8, 2000) "Methods and apparatus for scalable instruction set architecture with dynamic compact instructions" (August 8/2000) "Methods and apparatus for efficient synchronous MIMD operations with iVLIW PE-to-PE communication" (November 21, 2000) "Methods and apparatus for ManArray PE-PE switch control" (December 26, 2000) "Methods and apparatus for manifold array processing" (December 26, 2000) " Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor"(January 9, 2001).
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- ITC Judge Finds that SiRF Infringes Six Broadcom GPS Patents
- ARM Strengthens Global Design Support With Addition Of Six New Partners to the ATAP Program
- BOPS Proves performance/power leadership with Multi-Mode (802.11a & 802.11b) Wireless LAN Solution in silicon
- Six major PDA makers back Intel's StrongARM RISC chip
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms