Azul Systems Leverages TSMC 90 nm Process for Next-Generation System
MOUNTAIN VIEW, Calif. and HSINCHU, Taiwan, R.O.C. -- March 30, 2006
-- Azul Systems, Inc., the industry pioneer in network- attached processing solutions for transaction-intensive applications, today announced that Azul Systems will use TSMC's advanced 90 nm process for its next-generation multicore processor.
The Azul® Vega(TM) 2 processor is a single-chip 64-bit processor with 48 cache-coherent processor cores. Vega 2 is architected from the ground up for web-enabled transaction intensive applications, and utilizes TSMC's advanced 90nm process, a 9-layer copper/low-k interconnect and multi-threshold transistors for optimal performance-power efficiency. The product is expected to be the latest example of the industry-leading collaboration between TSMC and Azul over the past several years.
"We are delighted to be working with TSMC on what are some of the most exciting semiconductor projects in the industry today," said Stephen DeWitt, president and chief executive officer of Azul Systems. "The Vega 2 processor consists of 812 million transistors and will enable Azul Compute Appliances to scale up to 768-way symmetric multiprocessing (SMP) systems and enable the deployment of a true service oriented infrastructure."
Systems based on the Vega 2 chip are scheduled for general availability in 2007.
About Azul Systems
Azul Systems, Inc. has pioneered the industry's first network attached processing solution, designed to unbound compute resources for transaction-intensive applications and services. Without application level modifications, binary compatibility requirements or operating system dependencies, this fundamentally new approach eliminates the need to capacity plan at the application level and dramatically lowers the cost and complexity associated with the traditional delivery of computing resources. More information on Azul Systems can be found at www.azulsystems.com.
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
- 5G-Advanced Modem IP for Edge and IoT Applications
Related News
- Dolphin Integration first to achieve 0.84 pA per bit in SpRAM at the 90 nm uLL embedded flash process
- Dolphin Integration announces the availability of the new generation of SpRAM generator at 90 nm and 55 nm eFlash
- Mikron Licenses Cadence Physical Verification System and QRC Extraction Solutions for 90 nm IC Design Flow
- Dolphin Integration announce the availability of the TSMC sponsored sROMet and DpRAM generators at 90 nm LP eFlash
Latest News
- OpenTitan Ships in Chromebooks: First Production Deployment
- Breker Verification Systems Adds RISC‑V Industry Expert Larry Lapides to its Advisory Board
- Weebit Nano’s ReRAM Selected for Korean National Compute-in-Memory Program
- Marvell Extends ZR/ZR+ Leadership with Industry-first 1.6T ZR/ZR+ Pluggable and 2nm Coherent DSPs for Secure AI Scale-across Interconnects
- BrainChip Announces Neuromorphyx as Strategic Customer and Go-to-Market Partner for AKD1500 Neuromorphic Processor