Avery Design Systems Unveils MIPI I3C VIP Targeting Sensors in Smartphone, IoT, Automotive Designs
TEWKSBURY, MA. -- June 15, 2017 -- Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of MIPI I3CSM Verification IP (VIP) supporting the MIPI I3CSM sensor interface specification used for smartphones, wearables, Internet of Things (IoT) devices and automotive camera systems based on MIPI CSI-2SM.
I3C-Xactor VIP supports master and slave design verification
- Supports I3C specification Version 1.0 and I3C Host Controller Interface (HCI) draft Version 0.5
- Dual mode VIP models
- I3C HCI adapter to master and slave controller designs
- Compliance testsuites for master and slave
- Comprehensive protocol checking
- Configurable reference testbench to plug in any design comprised of I3C and I2C devices
- Native SystemVerilog/UVM implemenation
“Arasan has a close collaboration with Avery to deliver our I3C master controller IP efforts,” said Sam Beal, Marketing Director at Arasan. “Our master and slave controllers are highly configurable to suit the needs of various sensor requirements and requires a comprehensive verification solution that Avery has worked with us to implement including robust models, testsuites, and protocol compliance.”
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, CCIX, USB, AMBA, UFS, Unipro, CSI-2/DSI-2, Soundwire, Sensewire/I3C, DDR/LPDDR, HBM, HMC, ONFI/Toggle, NVM Express, SAS, SATA, eMMC, SD/SDIO, CAN FD, LIN, FlexRay, HDMI, and DisplayPort standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
- Bluetooth Low Energy 6.0 Scalable RF IP
Related News
- Silvaco, Inc. and Avery Design Systems Partner to Deliver Complete CAN-FD Automotive and MIPI I3C IP and VIP Solutions
- Avery Design Systems Revs PCIe and eMMC VIP and Introduces VIPs for HMC, LRDIMM, Soundwire, UHS-II, and CAN FD
- Avery Design Systems Unveils DDR4 3DS LRDIMM VIP Solution
- Avery Design Systems Takes Focus on MIPI CSI and DSI VIP Solutions
Latest News
- EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX