Avery Design Systems Takes Focus on MIPI CSI and DSI VIP Solutions
TEWKSBURY, Mass. -- June 08, 2015 -- Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of MIPI VIP supporting the DSI-2, CSI-2 v2.0, C-PHY v1.1, and D-PHY v1.2 standards. This expands Avery’s comprehensive MIPI VIP portfolio which already includes UFS, UFSHCI, Unipro, M-PHY, and Soundwire.
CSI and DSI VIP supports
- CSI Transmitter and Receiver and CCI I2C Master/Slave dual mode models
- DSI Transmitter and Receiver dual mode models
- Packet and CCI message classes
- C-PHY and D-PHY multi-lane physical layer options
- Timing and protocol checks
- Functional coverage
- Protocol analyzer trackers
- Compliance testsuite
Models and compliance testsuites are developed 100% in SystemVerilog and UVM.
“The evolution of displays, cameras, audio, sensor, and storage peripherals in next generation portable devices requires a new level of low power, bandwidth, and interoperability that only the latest DSI and CSI and other MIPI standards deliver. Avery is in a position to assist system integrators in a full range of MIPI, LPDDR, SD/eMMC mobile peripheral VIP solutions including models, protocol compliance tests, and IP partner collaboration to deliver comprehensive verification and compliance”, says Chilai Huang, president of Avery Design Systems.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, HMC, ONFI/Toggle, NVM Express, SCSI Express, SATA Express, eMMC, SD/SDIO, and CAN FD standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- MIPI CSI 3, DSI 2 Tx & Rx Advanced Controller & PHY IP Cores available in major Fabs & Nodes for SOC Designs for Imaging and Display Applications
- MIPI DSI and CSI Controllers IP Cores, for your High-Resolution Cameras, Display and Consumer Products, is available for immediate licensing
- Upgrade Your Display and Camera SOC's with proven MIPI C-D Combo PHY and CSI / DSI Controller IP Cores for both Tx and Rx
- Qualitas Semiconductor Expands Cutting-Edge IP Portfolio with the Successful Development of the MIPI DSI-2 TX Controller Solution
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications