Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
April 23, 2025 -- Allegro DVT, the leading provider of video processing silicon IPs and video compliance streams, has announced that its D310 AV1 decoder silicon IP is silicon proven having been integrated into SoCs designed into various advanced silicon processes down to 3nm.
Allegro DVT’s D310 IP is part of the D300 series highly customizable silicon IP family that builds on a scalable architecture allowing picture resolutions ranging from HD/4K up to 8K/16K while providing support for sample sizes from 8-bit to 12-bit and chroma subsampling from 4:0:0 up to 4:4:4.
Allegro DVT is able to address the growing demand of state-of-the-art video processing blocks in advanced System-on-Chips (SoCs) by providing highly configurable decoding IP core supporting a variety of selectable codecs. In addition to AV1, the D300 series also supports JPEG, H.264, HEVC, VP9 and VVC video formats. Furthermore, Allegro DVT’s unique and scalable architecture approach offers the best trade-off between silicon size and power consumption and keeps the operating frequency of the resulting 8K solutions at a reasonable level to allow physical implementations in mainstream and cost-efficient process node technologies.
For more information, contact us.
Related Semiconductor IP
- 4K/8K Scalable Multi-Format Video Decoding IP Core
- Video codec - AVC, MVC, MPEG-4, VC-1, MPEG-2, H.263, AVS Jizhun, AVS+ Guangdian, On2 VP8, Sorenson Spark, Theora
- Single-core video codec - HEVC, AVC
- Single-core video codec - HEVC, AVC
- Single-core video codec - AV1, HEVC, AVC, VP9 (VP9: Decoder only)
Related News
- World's First AV1 Decoder Silicon IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Allegro DVT Releases New Versions of its Encoder and Decoder IPs with Support for 12-bit sample size and 4:4:4 Chroma Format
- Allegro DVT AV1 Encoder and Decoder Hardware IPs Embedded in Products by End of 2020
- Allegro DVT showcases its HEVC/H.265 Video Decoder IP at Mobile World Congress 2013
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack