Allegro DVT showcases its HEVC/H.265 Video Decoder IP at Mobile World Congress 2013
Grenoble, France -- February 21, 2013 --HEVC (aka “High Efficiency Video Coding”) is the next generation video standard, developed by the JCT-VC team. JCT-VC is a joint team between MPEG and VCEG. The HEVC standard, finalized in January 2013, will bring 50% bitrate savings compared to equivalent H.264/AVC encodings.
At the Mobile World Congress, Allegro DVT will present on its booth:
HEVC/H.265 Hardware Decoding IP, the world first HEVC/H.265 hardware decoder IP, based on an unprecedented multi-core architecture. This gives our implementation the following key competitive advantages:
- support decoding of 4K resolutions at 60 Hz and beyond.
- target decoding performance is met at a lower operating frequency, allowing a high level of power savings, critical to mobile applications.
- the multi-core architecture doesn’t add any constraints on the encoders such as slicing or tiling pictures, which prevents adding artifacts and allows the best possible video quality.
H.264 Hardware Encoding & Codec IPs, with best-in-class video quality, minimized silicon area, optimized power consumption and an ultra-low end-to-end latency for Miracast support.
WiGig WDE Codec IP, the most advanced Wireless Display Extension (WDE) codec for next generation 60 GHz wireless technology: 802.11 ad/WiGig.
HEVC/H.265 Compliance Streams, provide HEVC/H.265 decoder manufacturers with the perfect tool for validating their developments, and ensure compliance with this upcoming video standard.
Please come and book a private demonstration at the Mobile World Congress 2013, Hall 5, booth 8 and 9 of the French Pavilion (#5E100).
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder hardware (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters. For more information, visit Allegro DVT's Website Allegro DVT's Website or contact info@allegrodvt.com.
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Chips&Media Licenses HEVC/H.265 Decoder Core to a Leading Fabless Semiconductor Company
- Live demonstration of Allegro DVT's HEVC/H.265 Main10 video decoder IP at IBC 2013
- HEVC/H.265 4K decoder IP & compliance streams, by Allegro DVT, at ARM TechCon'13
- oViCs Introduces 4Kp120 HEVC/H.265 Decoder
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications