Atmos releases super-fast EDA tool for embedded DRAM
Atmos releases super-fast EDA tool for embedded DRAM
By Semiconductor Business News
May 11, 2000 (6:41 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000511S0064
KANATA, Ontario--Atmos Corp. here today announced an electronic design automation (EDA) tool that it said can create embedded DRAM in a matter of minutes, not months or even hours. Atmos, which started life as an engineering services company but has lately turned to producing software and intellectual property, is pushing to produce what it calls SoC-RAM, which combines the speed of traditional SRAM with the small size, low power consumption and density of DRAM on one chip. The Canadian company is reacting to the demand for ever-higher memory densities, lower power, higher bandwidth and shorter time-to-market, said Atmos' president, C. Paul Slaby. "We realized early on that the speed of your embedded DRAM wouldn't matter if it is six months late to market," said Slaby. "So we set out to not only produce the world's fastest eDRAM, but to also come up with a process that gets the product to market very quickly." Atmos' embedded DRAM (eDRAM) IP is already available on Taiwan Semiconductor Manufacturing Co.'s 0.18-micron logic and DRAM process. The new Atmos EDA tool was co-developed with Ottawa-based chip maker Mosaid Corp. (see Dec. 6, 1999 story). The 0.18-micron DRAM Macrocell Compiler uses hand-crafted leaf cells for maximum density and performance in merged logic-DRAM technology. It can accommodate memory sizes from 96 kilobits to 32 megabits, which can be further tiled to 128 megabits. Word sizes range from 24 to as required in 1-bit steps. Power consumption is 1.8 volts, with less than 14-nanosecond row access time and less than 5-ns column access time. "This compiler will also allow our clients to conduct on-line simulations using various configurations in advance of their purchase," Slaby said. "It enables them, for example, to find the necessary balance of things such as speed, size and configuration before they commit to production."
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Siemens announces EDA milestones and tool certifications for TSMC's latest process technologies
- Diakopto Unleashes Breakthrough ParagonX EDA Tool, Platform and Methodology to Dramatically Accelerate IC Design Debugging and Optimization
- Renesas Develops Embedded MRAM Macro that Achieves over 200MHz Fast Random-Read Access and a 10.4 MB/s Fast Write Throughput for High Performance MCUs
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms