ASICFPGA releases new advanced Demosaicing core
February 26, 2024 -- ASICFPGA has announced the release of new advanced Demosaicing core, support Multiple Pixel Processing of 1, 2, or 4 pixels per clock. In previous versions of the core, the performance of reducing false color and zipper errors was insufficient. The new advanced demosaicing core can keep high resolution in spite of reducing false color and zipper errors.
Features of new advanced Demosaicing core:
- RGB Bayer image sensor support
- Multiple pixel processing of 1, 2, or 4 pixels per clock
- High quality interpolation
- 8, 10, 12 and 14 bit input and output precision
- Advanced demosaicing algorithm
- Reduced zipper errors
- Reduced false errors
Related Semiconductor IP
Related News
- ASICFPGA releases new ISP core supporting AXI4-Lite, AXI4-Stream, new AE, and new AWB
- Barco Silex validates interoperable VC-2 lightweight video compression solution for ASIC/FPGA - ready for UHD and 4K transport
- Silex Insight launches DDR encrypter for High-Performing Systems (ASIC/FPGA)
- Introducing superfast serial interfacing with JESD204B Tx - Rx PHY IP Cores in 12nm, 28nm and 40nm for all type of ADC/DAC and ASIC/FPGA connections
Latest News
- Safety Without Security Is an Illusion in the Age of Autonomous Vehicles
- M31 Ranked in the Top 5% of TPEx-Listed Companies in the Corporate Governance Evaluation for Four Consecutive Years
- SmartDV Introduces Advanced H.264 and H.265 Video Encoder and Decoder IP
- Volantis Unveils Photonic Compute Platform for the AI Era; Raises $9M in Seed Round With Alex Wang, Trevor Blackwell, and Others
- MIPS and Cyient Semiconductor collaborate to bring Custom RISC-V-based intelligent power solutions to AI Power Delivery, Industrial Robotics, and Automotive