ARM's Greg Yeric on memory, logic and making it
September 19, 2018 // By Peter Clarke, eeNews
eeNews Europe took the chance to sit down with ARM Fellow Greg Yeric at this year's ARM Research Summit in Cambridge. We started by asking Yeric what was ARM's position on the plethora of emerging non-volatile memories.
ARM is paying attention to this because of the potential to be highly disruptive in the logic space and therefore at the platform (hardware-software) level, Yeric said. "There's resistive RAMs of various types and magnetic RAM and TSMC has recently made an embedded ReRAM so there's a lot going on. ARM has its own DARPA-funded research into correlated electron RAM (CeRAM)."
Yeric explained that at 28nm flash memory cannot really scale any more – hence the move to 3D stacking for stand-alone flash memories. "Flash is power hungry and very slow."
To read the full article, click here
Related Semiconductor IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
Related News
- Integrated Silicon Systems expands board : Pete Magowan, Greg Reyes join ASVC leader
- Interview: John Bourgoin, chairman and CEO of MIPS Technologies
- Interview: Chet Silvestri, CEO of ParthusCeva (by Matthew Clark, ElectricNews.Net)
- The CEO Interview: Eli Ayalon of DSP Group Inc.
Latest News
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash
- AiM Future Partners with Metsakuur Company to Commercialize NPU-Integrated Hardware
- ESD Alliance Reports Electronic System Design Industry Posts $5.5 Billion in Revenue in Q4 2025