ARM's Greg Yeric on memory, logic and making it
September 19, 2018 // By Peter Clarke, eeNews
eeNews Europe took the chance to sit down with ARM Fellow Greg Yeric at this year's ARM Research Summit in Cambridge. We started by asking Yeric what was ARM's position on the plethora of emerging non-volatile memories.
ARM is paying attention to this because of the potential to be highly disruptive in the logic space and therefore at the platform (hardware-software) level, Yeric said. "There's resistive RAMs of various types and magnetic RAM and TSMC has recently made an embedded ReRAM so there's a lot going on. ARM has its own DARPA-funded research into correlated electron RAM (CeRAM)."
Yeric explained that at 28nm flash memory cannot really scale any more – hence the move to 3D stacking for stand-alone flash memories. "Flash is power hungry and very slow."
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Integrated Silicon Systems expands board : Pete Magowan, Greg Reyes join ASVC leader
- Interview: John Bourgoin, chairman and CEO of MIPS Technologies
- Interview: Chet Silvestri, CEO of ParthusCeva (by Matthew Clark, ElectricNews.Net)
- The CEO Interview: Eli Ayalon of DSP Group Inc.
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack