Antrim's windowed environment supports analog designs
Antrim's windowed environment supports analog designs
By Stephan Ohr, EE Times
June 4, 2002 (6:03 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020514S0018
SAN FRANCISCO Antrim Design Systems Inc. will present this week a new version of its analog and mixed-signal design environment. Antrim's Aptivia is a Windows-like environment that manages the creation, analysis, characterization and verification of chip designs.
"We'd like to be the Microsoft Windows for design engineers," said Len Hills, director of marketing for Antrim, based in Scotts Valley, Calif. The Aptivia design environment offers a graphical user interface rather than a text command system, Hills said. Designers can view multiple projects on the same screen. Aptivia even supports such steps as "cut and paste" and "drag-and-drop" between projects in different windows.
Hills claimed that Aptivia will speed analog design reuse by allowing apprentice designers to cut and paste material from projects created by more senior designers. "This will cut the five-year productivity gap in hal f," he said.
While programming links are available for such popular design tools as Cadence Design Systems Inc.'s Artist, Cadence's Spectre and Synopsys Inc.'s VCS tools, the Aptivia tool set is billed as a complimentary environment.
Aptivia's strength is in behavioral modeling tools that allow designers to create models of analog functions, and in analysis display modules that allow designers to rapidly visualize the impact of design changes. (The Aptivia results analysis display, called RAD, will be rolled out later this month. It will plot measured values, with annotations and anchors, against input signals.)
A test console built into Aptivia allows designers to display the current status of all simulations and measures in one location. Designers can view measured results, waveforms or operating points for any of their simulations. The test console also allows any number of simulations to run concurrently.
Pricing for the Antrim Aptivia tool set starts at $35,000.
< /FONT>
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Lattice Propel Design Environment Supports New RISC-V Processor and IP Cores
- Siemens introduces mPower power integrity solution for analog, digital and mixed-signal IC designs
- Cadence Integrity 3D-IC Platform Supports TSMC 3DFabric Technologies for Advanced Multi-Chiplet Designs
- Omni Design's High Performance Analog Front Ends are Adopted in Socionext's Next Generation Communications SoCs
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms