Analog Bits to Demonstrate Pinless PLL and Sensor IP's in TSMC N5 Process at TSMC 2022 North America Technology Symposium
Sunnyvale, CA, June 13, 2022 – Analog Bits (www.analogbits.com), the industry's leading provider of low-power mixed-signal IP (Intellectual Property) solutions will be demonstrating their silicon data for their Core Voltage Powered PLL and PVT Sensor at TSMC 2022 North America Technology Symposium. This data is part of Analog Bits’ broadening the portfolio of Mixed Signal IP’s in TSMC N5 process.
“Analog Bits’ patented Core-Powered designs are disruptingly innovative IP for our industry that enable placement anywhere on a chip without requiring external power supply pins, and without compromise in analog performance metrics. This key differentiator for advanced IPs optimizes performance, clocking power and system costs,” said Mahesh Tirupattur, Executive Vice President at Analog Bits. “Customers can now integrate an analog macro like a digital gate and the macro cleans the supply and pumps it at the point of use. We are pleased to show silicon demonstration of this breakthrough technology at TSMC 2022 NA Technology Symposium.”
About Analog Bits
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Our products include precision clocking macros, Sensors, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s. With billions of IP cores fabricated in customer silicon, from 0.35 micron to 3nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- 24-bit PDM to PCM 117 dB SNR with ASRC & PLL-less 6 channels
- 24-bit PDM to PCM 117 dB SNR with ASRC & PLL-less & Phase alignement 6 channels
- 24-bit Cap-less ADC PLL-less 2 channels
- 95 dB of SNR, Pure logic stereo audio DAC with patented PLL-less feature
- 24-bit PDM to PCM 115 dB SNR PLL-less 2 channels
Related News
- Analog Bits to Demonstrate Pinless PLL and Sensor IP in TSMC N4 and N5 Processes at TSMC 2022 North America Open Innovation Platform® Ecosystem Forum
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
Latest News
- Cyient Semiconductors Enters Strategic Channel Partnership with GlobalFoundries
- Aion Silicon Successfully Completes ISO 9001 and ISO/IEC 27001 Surveillance Audit, Strengthening Commitment to Quality and Security
- Baya Systems Awarded Globally Recognized ISO 9001:2015 Certification for Quality Management by TÜV Rheinland
- Si2 Announces Creation of the Si2 LLM Benchmarking Coalition
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP